
MOSTEK 1979 MEMORY DATA BOOK AND DESIGNERS GUIDE



INDEXING	
SHIFT REGISTERS	
READ ONLY MEMORY	
PROGRAMMABLE ROMs	匸
DYNAMIC RANDOM ACCESS MEMORY	
RANDOM ACCESS MEMORY	匸
PSEUDOSTATIC RANDOM ACCESS MEMORIES	辽
HIGH-RELIABILITY MEMORY	7
PERSONAL COMPUTING AND HOME ENTERTAINMENT MEMORIES	厅



DYNAMIC RANDOM ACCESS MEMORY	5
STATIC	
RANDOM ACCESS MEMORY	ᆜ
READ ONLY MEMORY	
TECHNOLOGY	[[
MILITARY	厅
ORDERING INFORMATION PACKAGING	三
SALES OFFICES, REPS. DISTRIBUTORS	厅



INDEXING



FUNCTIONAL INDEX

INDEXING	
SHIFT REGISTER	S
MK1002(P/N) MK1007(P/N)	Dual 128-BIT Static 13 320-BIT Dynamic 17
READ-ONLY MEN	MORY
MK2300/2302(P/N) MK2400(P) MK2408(P) MK2500/2600(P)/ MK2503/2601(P) MK30000(P/N)	2240-BIT Character Generators 23 2560-BIT Static 29 256 x 10-BIT Character Generator 35 4096-BIT Static 37 1024 x 8K-BIT MOS 43
16K ROMs MK28000(P/N) MK31000(P/N)-3 MK34000(P/N)-3	2048 x 8 or 4096 x 4-BIT Dynamic 47 2048 x 8-BIT MOS 51 2048 x 8-BIT MOS 55
64K ROMs MK36000(P/N)-4/5	8192 x 8-BIT MOS59
PROGRAMMABLE RO MK2716(T)-6/7/8	Ms 2048 x 8-BIT65
DYNAMIC-RAND	OM ACCESS MEMORY
MK4006/4008(P)-6 MK4007(P/N) MK4007(P/N)-4	1024 x 1-BIT
4K DYNAMIC RAMs	
MK4027(J/N)-1/2/3 MK4027(J/N)-4 MK4096(K/N)-6/16/11 MK4200(K/N)-11/16	4096 x 1-BIT 85 4096 x 1-BIT 97 4096 x 1-BIT 101 4096 x 1-BIT 109
8K DYNAMIC RAMs MK4108(P/N)	8,192 x 1-BIT117
16K DYNAMIC RAMs MK4116(P/N)-2/3 MK4116(P/N)-4 MK4516(P)	16,384 x 1-BIT
32K DYNAMIC RAMs MK4332D-3	32,768 x 1-BIT139
64K DYNAMIC RAMs MK4164(P)-12	65,536 x 1-BIT151

MEMORY DATA BOOK

FUNCTIONAL INDEX

STATIC RANDOM-ACCESS MEMORY

4K STATIC RAMs		
MK2147(P)	4096 x 1-Bit	
MK4104(P/J/N) Series	4096 x 1-BIT	159
8K STATIC RAMs		
MK4118(P/N) Series	1024 x 8-Bit	
MK4801(P) Series	1024 x 8-Bit	171
PSEUDOSTATIC	RANDOM-ACCESS MEMORY	
MK4808(P) Series	1024 x 8-Bit	179
MK4809(P) Series	1024 x 8-Bit	
MK4816(P)-2/3	2048 x 8-Bit	
MK4816(P)-4/5	2048 x 8-Bit	191
MILITARY/HIGH	RELIABILITY MEMORY	
MK4027(J)-83/84	4096 x 1-BIT Dynamic RAM	197
MK4104(P)-85/86	4096 x 1-BIT Static RAM	
MK4116(P)-83/84 MK34000(P)-84	16,384 x 1-BIT Dynamic RAM	
MK36000(P)-84	64K-BIT MOS ROM	
• •		
	IPUTING AND HOME	
ENTERTAINMEN	T MEMORIES	
MK4015(J/N)	4096 x 1-BIT Dynamic RAM	219
MK4115(P/N)	8,192 x 1-BIT Dynamic RAM	
MK4215(P/N)	16,384 x 1-BIT Dynamic RAM	227

MEMORY DESIGNERS GUIDE

FUNCTIONAL INDEX

DYNAMIC RAND	OM-ACCESS MEMORY	
TECHNOLOGY APPLICATION NOTE TECHNICAL BRIEF APPLICATION NOTE APPLICATION NOTE TESTING	Dynamic MOS RAMs	241 255 261 277 293 305 309 311 315
STATIC RANDO	M-ACCESS MEMORY	
APPLICATION NOTE TECHNICAL BRIEF APPLICATION NOTE	Uncompromising 4K Static RAM Runs Fast On Little Power	337
READ-ONLY MEI	MORY	
TECHNICAL BRIEF APPLICATION NOTE PROGRAMMING GUIDE TECHNICAL BRIEF	An Update on MOS ROMs	361 367
TECHNOLOGY		
TECHNOLOGY TECHNICAL BRIEF TECHNOLOGY TECHNOLOGY TECHNICAL BRIEF	New Generation Semiconductor Memory Devices	381 389 395
Hi-Rel Devices Quality Specif	Guide	423
	ORMATION/PACKAGING	441
Plastic Dual-In Line Packagin Ceramic Dual-In Line Hermet Dual-In-Line Double Density Ceramic Dual-In-Line Herme Leadless Hermetic Chip Carri EPROM Hermetic Packaging Ceramic Flat Package (F)	CRIPTIONS (J) Ig (N) Itic Packaging (P) Ceramic Packaging (D) Itic Side Brazed Package (K) Itier (E) (T)	. 444 . 445 . 446 . 446 . 446 . 446
	, REPS, DISTRIBUTORS	451
Distributors		450

MEMORY DATA BOOK

NUMERICAL INDEX

MK1002(P/N)
MK1007(P/N)
MK2147(P)
MK2300(P/N)/MK2302(P/N)
MK2400(P) 29
MK2408(P) 35
MK2500/2600/MK2503/2601(P)37
MK2716(T)-6/7/8
MK28000(P/N) 47
MK30000(P/N)
MK31000(P/N)-3 51
MK34000(P/N)-3 55
MK34000(P)-84209
MK36000(P/N)-4/559
MK36000(P)-84213
MK4006/4008(P)-6
MK4007(P/N)79
MK4007(P/N)-483
MK4015(J/N)219
MK4027(J/N)-1/2/385
MK4027(J/N)-4
MK4027(J)-83/84197
MK4096(K/N)-6/16/11101
MK4104(P/N) Series
MK4104(P)-85/86
MK4108(P/N)117
MK4115(P/N)223
MK4116(P/N)-2/3121
MK4116(P/N)-4133
MK4116(P)-83/84
MK4118(P/N)Series
MK4164(P)-12
MK4200(K/N)-11/16109
MK4215(P/N)227
MK4332D-3 139
MK4516(P) 137
MK4801(P) Series
MK4808(P) Series179
MK4809(P) Series
MK4816(P)-1/2/3183
MK4816(P)-4/5191

MEMORY DATA BOOK

SHIFT RE	EGISTERS



DUAL 128-BIT STATIC SHIFT REGISTER

MK1002(P/N)



FEATURES

- ☐ Ion-implanted for full TTL/DTL compatibility no interface circuitry required
- ☐ Single-phase, TTL/DTL compatible clocks
- □ Dual 128-bit static shift registers—256 bits total
- Dual sections have independent clocks

- ☐ Recirculate logic built in
- □ DC to 1 MHz clock rates
- ☐ Low power dissipation—130 mW
- □ 16-pin dual-in-line package

DESCRIPTION


The MK 1002 is a P-channel MOS static shift register utilizing low threshold-voltage processing and ionimplantation to achieve full TTL/DTL compatibility. Each of the two independent 128 bit sections has a built-in clock generator to generate three internal clock phases from a single-phase TTL-level external input. In addition, each section has input logic for loading or recirculating data within the register. (See Functional Diagram.) The positive-logic Boolean expression for this action is:

OUT (delayed 128 bits) = (RC) (DIN) + (RC) (RIN)


The Data, Recirculate Control, and Clock inputs are provided with internal pull-up resistors to VSS (+5V) for use when driving from TTL. These resistors can be disabled when driving from circuitry with larger output-voltage swings, such as DTL. Enabling of pull-up resistors is accomplished by connecting the appropriate terminal to VGG; disabling by connecting to VSS. The Recirculate inputs are not provided with pull-up resistors since they are generally driven from MOS.

Shifting data into the register is accomplished while the Clock input is low. Output data appears following the positive-going Clock edge. Data in each register can be held indefinitely by maintaining the Clock input high.

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V _{DD}
Supply Voltage, VGG
Voltage at any Input or Output
Operating Free-Air Temperature Range0°C to +75°C
Storage Temperature Range (Ceramic)
Storage Temperature Range (Plastic)

RECOMMENDED OPERATING CONDITIONS $(0^{\circ}C \le T_A \le 75^{\circ}C)$

		PARAMETER	MIN	TYP	MAX	UNITS	COMMENTS
POWER	V _{ss}	Supply Voltage Supply Voltage(1)	4.75 —12.6	5.0 —12.0	5.25 —11.4	v v	$V_{DD} = 0 V$
INPUTS	V _{IL}	Input Voltage, Logic 0 ⁽²⁾ Input Voltage, Logic 1	V _{ss} —1	0 5.0	V _{ss} _4 V _{ss}	v v	
INPUT TIMING	f $t_{\phi P}$ $t_{\phi d}$ $t_{\phi r}$ $t_{\phi f}$ t_{did} t_{dig} t_{rid} t_{rid}	Clock Repetition Rate Clock Pulse Width Clock Pulse Delay Clock Pulse Risetime Clock Pulse Falltime Data Leadtime Data Lagtime Recirculate Control Leadtime Recirculate Control Lagtime	DC 0.35 0.4 .010 .010 50 200 100 300		1 10 0.2 0.2	MHz μs μs μs μs ns ns	See Timing Diagram

ELECTRICAL CHARACTERISTICS

 $(V_{SS}=+5~\pm0.25V,V_{GG}=~-12~\pm0.6V,V_{DD}=0V,T_{A}=0^{\circ}C$ to $+75^{\circ}C$, using test circuit shown, unless otherwise noted.)


		PARAMETER	MIN	TYP3	MAX	UNITS	CONDITIONS
POWER	I _{ss}	Power Supply Current, V _{ss}		14	25	mA	$f_\phi = 1 \text{ MHz}$ Inputs & Outputs open
2	IGG	Power Supply Current, V _{GG}		5	10	mA	
	C,	Input Capacitance, any Input		3	10	pF	$V_1 = V_{ss}$, $f = 1$ MHz $T_A = 25$ °C
INPUTS	1,,	Input Current, Logic 0: Resistors Disabled ² Resistors Enabled ²	-0.3		-40 -1.6	μ A mA	$V_1 = V_{ss} - 5V$ $V_1 = +0.4V$
Z	I _{IH}	Input Current, Logic 1, Any Input			40	μΑ	VR_A , VR_B , $VR_\phi = V_{SS}$ $V_1 = V_{SS}$
	I _{IR(on)}	Input Current at Recirculate Inputs ²			- 40	μ Α	VR_A , VR_B , $VP_{\phi} = V_{GG}$ $V_1 = V_{SS} = 5V$
OUTPUTS	Vol	Output Voltage, Logic 0 (3)			0.4	٧	$I_L = -1.6 \text{ mA}$
9	V _{OH}	Output Voltage, Logic 1 (3)	V _{ss} - 1			V	$I_L = +100 \mu A$
	t _{DLH}	Output Delay, Low to High (3)			450	ns	See Timing
DYNAMIC CHAR.	t _{DHL}	Output Delay, High to Low (3)			450	ns	Diagram and
돌	t _{vor}	Output Voltage Rise Time (3)		100	150	ns	Test
	t _{vof}	Output Voltage Fall Time (3)		100	150	ns	Circuit

NOTES:

^{1.} Other supply voltages are permissible providing that supply and input voltages are adjusted to maintain the same potential relative to Vss, e.g., Vss = OV, Vso = -5 ± 0.25V, Vso = -17 ± 0.85V.

2. MOS pull-up resistors to +5V are provided internally. These MOS resistors are enabled by connecting VRA, VRs and VR\$\phi\$ to Vso, and disabled by connecting VRA, VRs and VR\$\phi\$ to Vso, Pull-up resistors not provided at recirculate inputs.

3. At TA = 25°C.




The timing diagram applies to either section of the dual shift register. The test conditions for these waveforms are illustrated below. A logic "1" is defined as +5 V and a logic "0" is defined as OV


As long as R_C is at a "1", R_{in} is disabled and D_{in} is enabled. The data that is present at D_{in} while the clock is at "0" is shifted in and will be stored as the clock goes to a "1". This data must have been present t_{did} time prior to the clock "1" edge. The data must also remain in that same state for t_{dig} time after that edge. These times are necessary to insure proper data storage in the first register-cell.

On the clock "1" edge, data is shifted through the register causing bit 127 to be shifted to position 128. This cell's output is buffered and appears at the output in the same logic polarity that appeared at the input 128 clocks prior. This data appears within t_{pd} time of the clock "1" edge.


 $R_{\rm in}$ may be hardwired to the data output. When $R_{\rm C}$ is at a "0", $R_{\rm in}$ is enabled and $D_{\rm in}$ is disabled. Therefore, the output data will appear at the input of the first cell. When $R_{\rm in}$ is tied to the data output, the output delay will insure $t_{\rm dig}$ and $t_{\rm did}$ times. $R_{\rm C}$ "0" time must lead the clock "1" edge by $t_{\rm red}$ time and must lag that edge by $t_{\rm red}$ time to insure proper data storage when recirculate storage is desired.




APPLICATIONS



TYPICAL PERFORMANCE





OPERATING NOTES

R _c	R _{in}	D _{in}	DATA ENTERED
1	Х	.1	1
1	Х	0	0
0	. 1	Х	1
0	. 0	X	0

"1" = V_{ss} = +5V

"0" = V_{DD} = Grd

X = No Effect

Output Logic: See Description.

MOSTEK_®

320-BIT DYNAMIC SHIFT REGISTER

MK1007(P/N)

FEATURES

- ☐ Ion-Implanted for full TTL/DTL compatibility
- ☐ Single-phase, TTL/DTL compatible clock
- □ Internal pull-up resistors

- ☐ Clock Frequency 10 kHz to 2.5 MHz
- ☐ Built-in recirculate logic for each register
- □ Power Supplies: +5V and −12V

DESCRIPTION


The MK 1007 P contains four separate 80-bit MOS dynamic shift registers on a single chip, using ion-implantation in conjunction with P-channel processing to achieve low threshold voltage and direct TTL/DTL compatibility. All logic inputs, including the single-phase Clock, can be driven directly from DTL or TTL logic. Pull-up resistors to +5V are provided for worst-case TTL inputs.

Each 80-bit register has independent inputs and outputs and a control input (RE) which allows external data to be shifted into the register (at logical 0) or data at the output to be recirculated into the register (at logical 1).


All four registers use a common (external) Clock input. With the Clock high (1), data is shifted into the registers. Following the negative-going edge of the Clock, data shifting is inhibited and output data appears. Output data is True, delayed 80 bits.

Since the MK 1007 P has zero lag-time requirements for data inputs, devices may be cascaded, i.e., the output of one device may be fed directly to the input of another device. All inputs are protected to prevent damage due to static charge accumulation.

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, VDD	\dots Vss + 0.3 V to Vss – 20 V
Supply Voltage, VGG	VSS + 0.3 V to VSS - 20 V
Voltage at any Input or Output	VSS + 0.3 V to VSS - 20 V
Operating Free-Air Temperature Range	0° C to +75° C
Storage Temperature Range (Ceramic)	
Storage Temperature Range (Plastic)	–55°C to +125°C

RECOMMENDED OPERATING CONDITIONS

 $(0^{\circ}C \leq T_{A} \leq 75^{\circ}C)$

		PARAMETER	MIN	TYP	MAX	UNITS	COMMENTS
8	Vss	Supply Voltage	4.75	5.0	5.25	V	$V_{DD} = 0 V$
POWER	Λ ^{ee}	Supply Voltage(1)	- 12.6	-12.0	-11.4	V	
INPUTS	VIL	Logic "0" Voltage, any input		0.0	0.8	V	
Ž	V _{IH}	Logic "1" Voltage, any input (2)	V _{ss} - 1.5	+5.0	V _{ss}	V	
	fφ	Clock Repetition Rate	.01		2.5	MHz	
	t_{ϕ_p}	Clock Pulse Width	.150		100	μS	NOTE: Total
9	$t\phi_d$	Clock Pulse Delay	.150		100	μS	permitted clock times will be
E WING	tφ,	Clock Pulse Risetime	.010		5	μS	determined by
Ξ	tφf	Clock Pulse Falltime	.010		5	μS	clock frequency, f_{ϕ} .
INPUT	t _{did}	Data Leadtime	150	-		ns	
	t _{dig}	Data Lagtime	0			ns	
	t _{rid}	Recirculate Control Leadtime	200			ns	
	tria	Recirculate Control Lagtime	50			ns	


ELECTRICAL CHARACTERISTICS

(Vss $=+5\pm0.25$ V, Vee $=-12\pm0.6$ V, V $_{DD}=0$ V, T $_{A}=0$ °C to +75°C, unless otherwise specified.)


	P	ARAMETER	MIN	TYP(3)	MAX	UNITS	CONDITIONS
POWER	l ^{ee}	V _{ss} Power Supply Current ⁽⁴⁾⁽⁵⁾ V _{GG} Power Supply Current ⁽⁵⁾		22.0 9.0	40.0 16.0	mA mA	$f_{\phi}=$ 2.5 MHz; outputs open
·	Cin	Capacitance at Data, RE, and Clock Inputs ⁽⁵⁾		3	6	pF	$V_i = V_{SS}$, $f\phi = 1 \text{ MHz}$
INPUTS	I _{IL}	Logic "0" Current, any input(5)	0.6	1.1	1.6	mA	V ₁ =0.4 V
_	I _{I(Ik)}	Leakage Current, any input			1	μA	$V_1 = V_{SS} - 5.5V$; $V_{SS} = V_{DD} = V_{GG}$
	Rin	Input Pullup Resistance(5)	3.0		8.4	kΩ	V _I =0.4 V
PUTS.	V _{OL}	Logic "0" Output Voltage ⁽⁵⁾ Logic "1" Output Voltage ⁽⁵⁾	V _{ss} - 1		0.4	V V	$I_L = -1.6 \text{ mA}$ $I_L = +100 \ \mu\text{A}$
DYN. CHAR.	t _{DLH} t _{DHL}	Output Delay, Low to High Output Delay, High to Low		75 75	200 200	ns ns	See Timing Diagrams
	P _{D(1)} P _{D(2)} P _{D(3)}	Power Dissipation ⁽⁴⁾		220 195 170		mW mW mW	$f\phi = 2.5 \text{ MHz}$ $f\phi = 1 \text{ MHz}$ $f\phi = 10 \text{ kHz}$

NOTES:

⁽¹⁾ Other supply voltages are permissible providing that supply and input voltages are adjusted to maintain the same potential relative to Vss, e.g., Vss = 0 V, V₀₀ = -5V, V₅₀ = -17 V.
(2) Pull-up resistances to +5V are provided internally.
(3) Typical values at T_A = 25°C, Vss = +5.0 V, V₀₀ = -12.0 V.
(4) Iss will increase a maximum of 1.6 mA for each input at logic "0."
(5) At T_A = 25°C.




SHIFT: Fig. 1 illustrates shifting a logic 1 bit from the Data Input (D_{1N}) through one of the 80-bit registers RE (Recirculate Enable) at logic 0 enables D_{1N} . RE must go to logic 0 for t_{rid} time (Recirculate Control Leadtime) prior to the Clock's negative edge, and must maintain that state at least until the Clock's negative edge (t_{d1g}) to insure proper data shifting. This data bit entered will appear 80 clock pulses later within Output Delay Time (t_D) of that Clock's negative edge.



RECIRCULATE: Fig. 2 illustrates recirculating a bit present at the output back through the register. RE must attain a logic 1 for $t_{R\,I\,D}$ time (Recirculate Control Leadtime) prior to the Clock's negative edge, and must maintain that state at least until the Clock's negative edge ($t_{r\,i\,g}$) to insure proper data recirculation. The bit entered will appear 80 clocks later as shown.

CONDITIONS:

- 1. All timing relationships apply to any of the four registers.
- 2. Logic 0 is defined as V_{DD} or ground; logic 1 as V_{SS} or +5V.



LINE REFRESH MEMORY FOR CRT DISPLAY

This application shows the MK 1007 P used as the Line Refresh Memory, driving MOSTEK's MK 2408 P TTL-compatible character generator. The MK 1007 P receives new data from the Page Memory (which may also consist of MK 1007 P's) on the tenth row of any character line, this being the third vertical space between rows of characters. The MK 1007 P recirculates the character-address data as these characters are scanned and displayed on a CRT screen.

The decade counter selects the appropriate rows from the character generator which outputs two

rows of the addressed character at one time (see MK 2408 P data sheet), and also controls the multiplexed output of the character generator so that only one row of the addressed characters is displayed on any CRT horizontal sweep.

One stage of the MK 1007 P may be used to shift a single data bit, which may be used to determine the end of the horizontal sweep. Another stage may be used as a cursor control and, as shown above, may blank the cursored character dots while surrounding dots are on, to give a reverse image of that particular character.

OPERATING NOTES

- Recirculate Enable (RE) = Logic 1 = output data recirculated.
- Output data (delayed 80 bits) maintains same logic state when RE = 1.
- 3. Recirculate Enable (RE) = Logic 0 = Data In (D_{in}) enabled
- Output data (delayed 80 bits) attains same logic state as D_{in} when RE = 0.
- 5. Output data follows the clock negative edge.

TEST CIRCUIT

READ-ONLY MEMORY
5





2240-BIT ROM CHARACTER GENERATORS

MK2300/2302(P/N)

FEATURES

- Ion-implantation processing for full TTL/DTL compatibility
- 2240 bits of storage organized as 64 5x7 dot matrix characters with column-by-column output
- ☐ MK 2302 P is pre-programmed with ASCII encoding
- Internal counter provides clocked column selection

DESCRIPTION

The MK 2300 P Series MOS, TTL/DTL-compatible read-only memories (ROMs) are designed specifically for dot-matrix character generation. Each ROM provides 2240 bits of programmable storage, organized as 64 characters each having 5 columns of 7 bits. A row output capability of 64 7x10 characters is possible, as illustrated on the back page.

Low threshold-voltage processing, utilizing ionimplantation, is used with P-channel, enhancementmode MOS technology to provide direct input/ output interface with TTL and DTL logic families. All inputs are protected to prevent damage from static charge accumulation.

The MK 2302 P is preprogrammed with ASCIIencoded characters (font shown on back page). Other ROMs in the series are programmed during manufacture to customer specifications by modification of a single mask.

Characters are selected by a six-bit binary word at the Character Address inputs. Each character consists of five columns, the columns selected by an internal

- Counter output for updating external character address registers
- Internal provision for one- or two-column intercharacter spacing
- Output enable and blanking capability.
- ☐ Operates from +5V and −12V supplies


counter which is clocked by the Counter Clock input. Column information appears sequentially beginning with the left-most column. Two additional intercharacter spacing columns are available, selectable for one or two spaces by the Count Control Input. During the spacing, the Data Outputs are high (+5V), or the "dot-off" condition. After the last space, the modulo counter automatically increments to the leftmost column.

Synchronizing other system components with the ROM is possible using the Counter Reset Input to reset the counter to the last intercharacter spacing column, or using the Counter Output which occurs only on the last spacing column.


The Blanking Input allows all Data Outputs to be driven high (+5V) without affecting any other ROM functions. The Output Enable input allows the outputs to be open-circuited for wire-ORing.

Memory operation is static; refresh clocks are not required to maintain output information. The Clock input is used only to select columns and need not be pulsed continuously.

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



ABSOLUTE MAXIMUM RATINGS

Voltage on any terminal relative to Vss	$\dots \dots + 0.3V$ to $-20V$
Operating temperature range	0°C to +75°C
Storage temperature (Ambient) Ceramic	65° C to + 150° C
Storage temperature (Ambient) Plastic	

RECOMMENDED OPERATING CONDITIONS ($0^{\circ}C \le T_{A} \le 75^{\circ}C$)

		PARAMETER	MIN	TYP	MAX	UNITS	COMMENTS
<u>e</u>	V _{SS}	Supply voltage	+4.75	+5.0	+ 5.25	V	
POWER	V _{DD}	Supply voltage		0.0		V	See note 1
2	V _{GG}	Supply voltage	- 12.6	- 12.0	-11.4	V	•
S	$V_{in(0)}$	Input voltage, logic "0"			+0.6	V	See note 2
INPUTS	V _{in(1)}	Input voltage, logic "1"	$V_{SS}-1.5$			V	Count control input should be
Ž	V _{in(cc)}	Count Control input voltage, ÷ 6		- 12.0	-11.4	V	returned to V _{GG} for \div 6 oper-
		7	+4.75	+5.0		V	ation, or V_{ss} for \div 7 operation
	f _{clk}	Counter Clock input frequency	0		200	kHz	
TIMING	t _{clk(0)}	Clock time at logic "0"	2			μs	4
	t _{clk(1)}	Clock time at logic "1"	2			μs	See timing
COUNTER	t _(clk)	Clock rise time			0.1	μs	diagrams
	t _{f(clk)}	Clock fall time			0.1	μs	
	ţ,	Reset pulse width	1.0			μs	
	tord	Clock-to-reset pulse delay	0.4			μs	See note 4

ELECTRICAL CHARACTERISTICS

(V₅₅= +5.0V ± 0.25 V, V_{GG}= -12.0V ± 0.6 V, 0°C \leq T_A $\leq +75$ °C, unless noted otherwise)

	_	unies	uness noted otherwise)						
		PARAMETER	MIN	TYP.	MAX	UNITS	CONDITIONS		
POW	I _{ss}	Supply current (V _{ss})		20	40	mA	Outputs unconnected		
ā.	IGG	Supply current (V _{GG})		20	40	mA	$f_{c1k} = 200 \text{ kHz}$		
INPUTS	Cin	input capacitance			10	pF	$V_{in} = V_{SS}$, $f_{meas} = 1MHz$ See note		
Ž	Lin	Input leakage current			10	μΑ	$V_{10} = V_{55} - 6V, T_A = 25^{\circ}C \frac{\text{note}}{2}$		
	$V_{out(0)}$	Output voltage, logical "0"		0.2	0.4	V	$I_{out} = 2.0 \text{ mA (into output)}$ See		
OUTPUTS	V _{out(1)}	Output voltage, logical "1"	2.4			V	$ \begin{array}{ll} l_{out} = 0.6 \text{ mA} & \text{note} \\ \text{(out of output)} & 3 \end{array} $		
	lout	Data Output leakage current	_ 10		+ 10	μΑ	$V_{SS} - 6V \le V_{out} \le V_{SS}$ $T_A = 25^{\circ}C$ (outputs disabled)		
S	t _{AO}	Address-to-output delay time			1	μs			
S	tco	Clock-to-output delay time			1	μs	Rise and fall		
5	tcco	Clock-to-counter output delay time	-		1	μs	times included See timing		
ပ္ခ	t _{BO}	Blanking/unblanking delay time			1	μs	in delay times diagrams		
CHARACTERISTICS	toEo	Output enable/disable delay time			1	μs			
	tcRO	Counter reset delay time			1	μs	$R_L = 4 k\Omega$ to V_{SS}		
ဋ	t _{CRCO}	Reset-to-counter output delay time			1	μs	$C_L = 15 \text{ pF to } V_{DD}$		
¥	t _F	Output fall time			0.3	μs	T _A = 25°C		
DYNAMIC	t _R	Output rise time			0.3	μs	•		

^{*}Typical values apply at $V_{35} = +5.0V$, $V_{66} = -12.0V$, $T_A = 25^{\circ}C$

NOTES: 1 Supply voltages shown are for operation in a TTL/DTL system. Other supply voltages may be used if V_{00} and V_{66} maintain the same relationship to V_{68} , e.g., $V_{65} = OV$, $V_{00} = -5V$, $V_{66} = -17V$. Input voltages would also need to be adjusted accordingly

² These parameters apply to the character address, counter clock, counter reset, blanking, and output enable inputs.

³ These parameters apply to both the data outputs and counter output

^{4.} The counter clock must not make a negative transition within the period tord, before or after a positive counter reset transition. The counter reset negative edge may occur any time.



Timing diagram (1)* shows the time relationships between character address, data output, counter clock, and counter output during typical operation of an MK 2300 P Series character generator. An output sequence from the MK 2302 P is shown to help clarify operation. This sequence can be seen from the top rows (OUT) of the characters "I" and "N"



All timing relationships shown in diagram (1) apply to any other output or combination of characters as well.


Relevant input conditions assumed but not shown in timing diagram (1) are as follows:


> Count Control, +5V Counter Reset, +5V Blanking Input, +5V Output Enable, +5V

Had the Count Control input been at -12V, the counter sequence would have been six positions instead of seven and the Counter Output would have been high during the sixth position

New character addresses are shown coinciding with the rising edge of the Counter Output waveform in diagram (1). This condition was selected to demonstrate use of the Counter Output to advance an external input register to a new character address Character addresses can be changed at any other time as well. Timing diagram (2) depicts output response to a character address change when, for example, the counter is stationary in one of the five character column positions.

Timing diagrams (3) through (6) show timing relationships for the Counter Reset, Blanking Input, and Output Enable. The "open" condition in (6) implies that both the pull-up and pull-down devices in each data output push-pull buffer are turned off





(1)

OPERATING NOTES

The following table summarizes the MK 2300 P Series input control states and corresponding drive levels:

Count Control	
÷ 6	-12V
··· 7	+ 5V
Counter Reset	
operate	+ 5V
reset	0V
Blanking Input	
unblank	+5V
blank*	0V
Output Enable	
enable	+ 5V
disable**	0V

- *All data outputs high (+5V)
 **All data outputs open-circuited


APPLICATION: 7x10 CHARACTER GENERATOR

ROM CODING

7x10 Non-Interlace Configuration: (As illustrated) For row-out (7-bit) horizontal raster-scan application, code ROM #1 for Rows 1 through 5; and ROM #2 for Rows 6 through 10.

7x10 Interlace (525-line): Code ROM #1 for Rows 1, 3, 5, 7, 9; Code ROM #2 for Rows 2, 4, 6, 8, 10. The Enable Flip-flop should be changed to clock only at vertical retrace time, thus allowing ROM #1 to be enabled for the 1st page sweep (262 ½ lines) and then allowing ROM #2 to be enabled for the interlaced 2nd page sweep of 262 ½ lines.


ADDRESS INPUT



- 7 Bit Row -

MK 2302 P

Output dot "on" = 0VOutput dot "off" = +5V



A,	A ₃	A ₂	A,	A ₆ 1	0	1	0	0
0	0	0	0				Ħ	
0	0	0	1				· • •	
0	0	1	0	8			### ###	
0	0	1	1					
0	1	0	0					
0	1	0	1				::::	
0	1	1	0					
0	1	1	1					
1	0	0	0			::::		
1	0	0	1					
1	0	1	0					
1	0	1	1				×	
1	1	0	0					
1	1	0	1					
1	1	1	0					
1	1	1	1					

MOSTEK ROM PUNCHED-CARD CODING FORMAT

MK 2300 P		Fourth Card			
Cols.	Information Field	1-6	Data Format3 — "MOSTEK"		
First C	ard	15-28	Logic⁴— "Positive Logic" or		
1-30	Customer	35-57	Verification Code ⁵		
31-50 60-72	Customer Part Number Mostek Part Number ²	Data Cards 4			
00-72	Woster Fait Number	1-6	Binary Address		
Second Card		8-12	First row of character		
	Frair and Containing Cita	14-18	Second row of character		
1-30	Engineer at Customer Site	20-24	Third row of character		
31-50	Direct Phone Number for Engineer	26-30	Fourth row of character		
		32-36	Fifth row of character		
Third Card		38-42	Sixth row of character		
1-5 10-15	Mostek Part Number ¹ Organization ²	44-48	Seventh row of character		



- Notes: 1. Assigned by Mostek Marketing Department; may be left blank.
 - 2. Punched as 64x5x7.
 - 3. "MOSTEK" format only is accepted on this part.
 - 4. A dot "ON" should be coded as a "1".
 - Punched as: (a) VERIFICATION HOLD i.e. the customer verification of the data as reproduced by MOSTEK is required prior to production of the ROM. To accomplish this MOSTEK supplies a copy of its Customer Verification Data Sheet (CVDS) to the customer.
 - (b) VERIFICATION PROCESS i.e. the customer will receive a CVDS but production will begin prior to receipt of customer verification.
 - (c) VERIFICATION NOT NEEDED i.e. the customer will not receive a CVDS and production will begin immediately.

2240-BIT ROM CHAR GEN MX2300/02(P/N)



2560-BIT STATIC ROM

MK2400(P)

FEATURES

- ☐ Ion-implanted for full TTL/DTL compatibility
- ☐ Chip enable permits wire-ORing
- Custom-programmed memory requires single mask modification
- □ 550 ns cycle time $(0^{\circ} \le T_{A} \le 75^{\circ}C)$

- Static output storage latches
- Optional 3-bit, chip-select decoder available
- 2560 bits of storage, organized as 256 10-bit words
- \square Operates from +5V and -12V supplies

DESCRIPTION

The MK 2400 P Series TTL/DTL-compatible MOS Read-Only Memories (ROM's) are designed for a wide range of general-purpose memory applications where large quantity bit storage is required. Each ROM provides 2560 bits of programmable storage, organized as 256 words of 10 bits each. Low threshold-voltage processing, utilizing ion implantation with P-channel enhancement-mode MOS technology, provides direct input/output interface with TTL and DTL logic.


Programming is accomplished during manufacture by modification of a single mask, according to customer specifications. The MK 2400 P Series is available in either 24-lead or 28-lead ceramic dual-in-line packages. On the 28-pin ROM, an optional Chip Select Decoder may also be programmed according to customer specifications to provide a 3-bit Chip Select Code.

Operation involves transferring addressed information from the memory matrix into the storage latches using the READ and READ inputs (see Timing). Information stored in the latches will remain despite address changes or chip disabling until the READ and READ inputs are again cycled. READ and READ input signals may be generated from separate timing circuits if desired, or either may be the inverse of the other.

The Chip Enable input forces the normally pushpull output buffer stages to an open-circuit condition when disabling the chip. If desired, new data can be stored in the storage latches while the chip is disabled. When the chip is reenabled, this data would be present at the outputs.

All inputs are protected against static charge accumulation. Pull-up resistors on all inputs are available as a programmable option.

FUNCTIONAL DIAGRAM



OPERATING NOTES

CHIP ENABLE	READ	READ	ОИТРИТ
0	X	Х	Α
.1	0	1	В
. 1	1	0	С

"1" = $V_{SS} (+5V)$: "0" = $V_{DD} (0V)$

X = No effect on output

A = Output open-circuited

3 = Output retains data last stored in latches

C = Output assumes state of addressed cells

ABSOLUTE MAXIMUM RATINGS

Voltage on any terminal relative to Vss	1.00 + 0.3 V to $-10 V$
Operating temperature range	$.0^{\circ}$ C to $+75^{\circ}$ C
Storage temperature range	65° C to $+150^{\circ}$ C

RECOMMENDED OPERATING CONDITIONS $(0^{\circ}C \le T_A \le 75^{\circ}C)$

		PARAMETER	MIN	TYP	MAX	UNITS	COMMENTS
POWER	V _{SS} V _{DD} V _G	Supply voltage Supply voltage Supply voltage	+4.75 — -12.6	+5.0 0.0 -12.0	+ 5.25 — — 11.4	V V	See note 1
INPUTS		Input voltage, logic "0" Input voltage, logic "1"	Vss — 1.5	0 Vss	+ 0.8	\ \ \	Pull-up resistors (\approx 5K $^{\sim}$) to V _{SS} available as programmable option.
INPUT TIMING	$\begin{array}{c} t_{\text{cyc}} \\ t_{\text{id}} \\ t_{\text{ig}} \\ \vdots \\ t_{\text{rg}2} \\ t_{\text{rd}} \\ t_{\text{rd}} \\ \vdots \\ t_{\text{f}} \end{array}$	Address change cycle time Address to Read lead time Read lag time 1 Read lag time 2 Read pulse width Read pulse width Rise time, any input Fall time, any input	550 250 05 05 300 0.3		.05 .05	ns ns ns ps ps ns ns ns	See Timing Section

ELECTRICAL CHARACTERISTICS $(V_{SS} = +5.0V \pm 0.25V, V_{GG} = -12.0V \pm 0.6V, 0^{\circ}C \le T_{\Lambda} \le +75^{\circ}C,$ unless noted otherwise. Pull-up resistors not programmed.)

		PARAMETER	MIN	TYP*	MAX	UNITS	CONDITIONS
POWER	1	Supply current (Vss) Supply current (VGG)		12 12	25 25	mA mA	Outputs unconnected See Note 2 and Note 3
INPUTS	ŀ	Input capacitance Input leakage current		5	10 10	pF μΑ	$\begin{aligned} & V_{\text{in}} = V_{\text{SS}}, \ f_{\text{meas}} = \ 1 \text{MHz} \\ & V_{\text{in}} = V_{\text{SS}} - 6 \text{V} & T_{\text{A}} = 25^{\circ} \text{C} \end{aligned}$
OUTPUTS		Output voltage, logical "0" Output voltage, logical "1" Output leakage current	2.4 - 10		0.4 + 10	V V μΑ	$\begin{array}{llllllllllllllllllllllllllllllllllll$
DYNAMIC CHARACTERISTICS	tACC tOD tOEO tCS tCD	Address-to-output access time Output delay time Output enable/disable time Chip Select to Output Delay Chip Deselect to Output Delay		125	600 350 300 600	ns ns ns ns	$\begin{array}{l} t_{\rm rd} = 250 ns \\ t_{\rm rg} = 0 \\ t_{\rm rg} = 0 \\ \text{See note 4} \end{array} \begin{array}{l} \text{See timing} \\ \text{Section} \\ \text{and Figure #1} \end{array}$

^{*}Typical values apply at $V_{55} = +5.0 \text{V}$, $V_{66} = -12.0 \text{V}$, $T_{\text{A}} = 25\,^{\circ}\text{C}$

NOTES: 1. Supply voltages shown are for operation in a TTL/DTL system. Other supply voltages may be used if V^- and V_{GG} maintain the same relationship to V_{SG} e.g., $V_{SG} = 0V$, $V_{CC} = -5V$, $V_{GC} = -17V$. Input voltages would also need to be adjusted accordingly.

^{2.} Max measurements at 0°C. (MOS supply currents increase as temperature decreases.) II, will increase 1.6mA (max) for each input at logic 0 when pull-up resistors are programmed.

^{3.} Unit operated at minimum specified cycle time.


^{4.} The outputs become open circuited when disabled or deselected. As shown in Fig. 1, an output with a "1" expected out does not transition through the 1.5V point when enabled (selected) or disabled (deselected); this is true because the TTL equivalent load pulls the open-circuited output to approximately 2 volts.

TIMING

Notes

- All times are referenced to the 1.5V point relative to V₆₀ (ground) except rise and fall time measurements.
- Chip enable = Vss for all measurements except when measuring Toso.
- 3. Logic 0 is defined as V_{BB} or ground: logic 1 as V_{SS} or $+5V_{\cdot}$

INTERNAL FUNCTION OF READ/ READ SIGNALS





Set up time, $t_{\mbox{\tiny Id}},$ allows the input address to propagate through the address decoder and memory matrix prior to READ logic 0 time. As indicated above, READ at a logic 0 internally disables the input address so that an external address change may occur without affecting the location previously selected. The latches are also readied to receive new data which is enabled from the matrix when READ is at a logic 1. Data is set in the latches when READ is allowed to rise back to its logic 1 state. In actual use, the READ rising and falling edges can precede the falling and rising edges of READ, respectively, as implied by the specification of negative read lag times. This allows a very flexible timing relation between the two pulses, in that either input can be the inversion of the other or both may be generated from separate timing circuits.

Output data appears following the rise of the READ pulse but correct output data will not appear until \overline{READ} has gone low. For this reason, \overline{READ} is shown preceding READ even though other relationships are allowed. If READ is made to precede \overline{READ} , delay time, t_{op} , should be referenced to the fall of \overline{READ} rather than as shown.

The chip is disabled by applying a logical 0 to the chip enable input, forcing the outputs to an open-circuit condition. The output data present at the time of disable will again be present upon re-enabling unless a new read cycle was initiated for a different address while the chip was disabled, in which case the new data would be present at the outputs.


The programmable 3-bit chip select timing would be the same as the address inputs.






NOTE: Wave forms are not to scale.

FIGURE #1 $t_{\rm AGC}$ and $t_{\rm DD}$ test circuit




APPLICATIONS




Application shows wire-Or'ing for expansion to a 512 X 10 memory. Further expansion is possible by 1 of N decoding to the Chip Enable input (or with the optional 3-bit decoder) while maintaining the time relationships shown. $t_{\rm c,c}$ should include the desired data-valid time. Interface devices may be TTL or DTL.

PIN CONNECTIONS

PIN CONNECTIONS



MOSTEK ROM PUNCHED-CARD CODING FORMAT



MK 24 Cols.	00 P Information Field		"Negative Logic"
First C	ard	35-57	Verification Code ⁷
1-30	Customer	60-74	Package Choice®
31-50 60-72	Customer Part Number Mostek Part Number ²	Data C	ards
		1-3	Decimal Address
Second	d Card	5	Output B9
1-30	Engineer at Customer Site	6	Output B8
31-50	Direct Phone Number for Engineer	7	Output B7
		8	Output B6
Third (Card	9	Output B5
1-5	Mostek Part Number ²	10	Output B4
10-16	Organization ³	11	Output B3
29	A8 ⁴	12	Output B2
30	A9⁴	13	Output B1
31	A104	14	Output B0
32	Pull-up Resistor ⁵	16	Octal Equivalent of: B99
		17	Octal Equivalent of: B8, B7, B69
Fourth	Card	18	Octal Equivalent of: B5, B4, B3°
0-6	Data Format⁴ — "MOSTEK"	19	Octal Equivalent of: B2, B1, B0°
15-28	Logic — "Positive Logic" or		

Notes: 1. Positive or negative logic formats are accepted as noted in the fourth card.

- 2. Assigned by Mostek Marketing Department; may be left blank.
- 3. Punched as 0256x10.
- 4. A "0" indicates the chip is enabled by a logic 0, a "1" indicates it is enabled by a logic 1, and a "2" indicates a "Don't Care" condition.
- 5. A "1" indicates pull-ups; a "0" indicates no pull-ups.
- 6. "MOSTEK" format only is accepted on this part.
- 7. Punched as: (a) VERIFICATION HOLD i.e. customer verification of the data as reproduced by MOSTEK is required prior to production of the ROM. To accomplish this MOSTEK supplies a copy of its Customer Verification Data Sheet (CVDS) to the customer.
 - (b) VERIFICATION PROCESS i.e. the customer will receive a CVDS but production will begin prior to receipt of customer verification.
 - (c) VERIFICATION NOT NEEDED i.e. the customer will not receive a CVDS and production will begin immediately.
- 8. "24 PIN", "28 PIN STANDARD", or "28 PIN OPTIONAL" (left justified to column 60).
- The octal parity check is created by breaking up the output word into groups of three from right to left and creating a base 8 (octal) number in place of these groups. For example the output word 1010011110 would be separated into groups 1/010/011/110 and the resulting octal equivalent number is 1236.



256x10-BIT ROM CHARACTER GENERATOR

MK2408(P)


DESCRIPTION

The MK 2408 P is a pre-programmed member of the MK 2400 P Series. It is programmed as a dot-matrix character generator (64 characters) with ASCII encoded inputs and row (5-bit) outputs. The MK 2408 P outputs two rows at the same time. Row 1 is available at outputs B9 (left), B8, B7, B6, and B5 (right) while row 2 is available at outputs B4 (left), B8, B2, B1, and B0 (right). Row 3 is available at b9 through B5 while row 4 is available at B4 through B0. Row 5 and row 6 are available at B9 through B5 and B4 through B0. Row 5 end row 6 are available at B9 through B5 and B4 through B0. Row selection is determined by the address combination of bits A0 and A1.

The MK 2408 P meets and operates by the specifications outlined in the MK 2400 P Series data sheet (DS-24001270-2)

The example in Figure 1 demonstrates the correspondence of the device outputs and row select sequence to the 7 x 5 dot-matrix font. The complete character font patterns (truth table) are illustrated on the back. A logic 1 or a DOT represents an input or output voltage equal to Vss (+5V) and a logic 0 or a blank represents a voltage equal to Voo (OV). The eighth row outputs (B4 through B0 when inputs A1 and A0 equal logic 1) are not illustrated since in each case they are equal to all 0's.

FUNCTIONAL DIAGRAM



PIN CONNECTIONS






FIGURE 1

<u>A1</u>	<u>A0</u>	B9 B4	B8 <u>B3</u>	B7 B2	B6 B1	B5 B0		
0	o <u> </u>	1	0	0	0	1	B9-B5	
		1	1	0	1	1	B4-B0	A7 = 0
0	1	1	0	1	0	1	B9-B5	A6 = 0 A5 = 1
		1	0	1	0	1	B4-B0	A5 - 1
1	o	1	0	0	0	1	B9-B5	A4 = 1
		1	0	0	0	1	B4-B0	A3 = 0
1	1	1	0	0	0	1	B9-B5	A2 = 1
	_	0	0	0	0	0	B4-B0	

CODING & CHARACTER FONTS



APPLICATION





4096-BIT STATIC ROM

MK2500/2600(P)

FEATURES

- High-speed, static operation—400nsec. typical access time
- Active input pull-ups provide worst-case TTL compatibility
- Push-pull outputs provide three output states: one, zero, and open

DESCRIPTION

The MK2500(P) and MK2600(P) series of TTL/DTL compatible MOS read-only memories (ROMs) are designed to store 4096 bits of information by programming one mask pattern. The word and bit organization of these ROM series is either 512W x 8B or 1024W x 4B.


The MK2500/2600(P) series has push-pull outputs that can be in one of three states: logic one, logic zero, or open or unselected state. This, plus the programmable Chip Selects, enables the use of sev-

- Ion-implantation for constant current loads and lower power
- \square Standard power supplies: +5V, -12V
- MK2500P is pin-for-pin replacement for National 5232
- MK2600P is pin-for-pin replacement for Fairchild 3514


eral ROMs in parallel with no external components. Since the ROM is a static device, no clocks are required, making the MK2500/2600(P) series of ROMs very versatile and easy to use.

Low threshold-voltage processing, utilizing ion-implantation, is used with P-channel, enhancement-mode MOS technology to provide direct input/output interfacing with TTL and DTL logic families. All inputs are protected to prevent damage from static charge accumulation.


PIN CONNECTIONS




MK 2600 P



FUNCTIONAL DIAGRAMS





ABSOLUTE MAXIMUM RATINGS

Voltage on Any Terminal Relative to V _{ss} (except V _{ee})	+0.3V to -10V
Voltage on V _{GG} Terminal Relative to V _{SS}	
Operating Temperature Range (Ambient)	0°C to +70°C
Storage Temperature Range (Ambient)	65°C to +150°C

RECOMMENDED OPERATING CONDITIONS

 $(0^{\circ}C \leq T_{A} \leq 70^{\circ}C)$

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Vss	Supply Voltage	+4.75	+5.0	+5.25	٧	-
V_{DD}	Supply Voltage		0.0		V	Note 1
V^{ee}	Supply Voltage	-11.4	-12.0	-12.6	٧	
V _{IL}	Input Voltage, Logic "0"			+0.8	٧	
V_{IH}	Input Voltage, Logic "1"	V _{ss} -1.5			V	Note 2
V_{iH}	Input Voltage, Logic "1"	2.4			V	Note 3

ELECTRICAL CHARACTERISTICS

(V_{SS} = +5.0V \pm 5%; V_{DD} = 0 V; V_{GG} = -12V \pm 5%; 0°C \leq T_A \leq 70°C unless noted otherwise)

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Iss	Supply Current, V _{ss}		19.0	28.0	mA.	Note 4
IGG	Supply Current, V _{GG}		19.0	28.0	mA	Note 4
l _{I(L)}	Input Leakage Current, Any Input			10.0	μΑ	V _I = V _{ss} -6.0V. Note 2
I _{IL}	Input Current, Logic 0, Any Input Input Current, Logic 1, Any Input			-100.0 -600.0	μ Α μ Α	V ₁ =.4V. Note 3 V ₁ =2.4V. Note 3
V _{OL}	Output Voltage, Logic "0"			0.4	V	I _{OL} =1.6mA
V _{OH}	Output Voltage, Logic "1"	2.4			V	$I_{OH} = -40 \mu A$
IO(L)	Output Leakage Current			+10	μА	Outputs disabled (V _O =V _{SS} -6V)
CIN	Input Capacitance			10	pF	Note 5
Со	Output Capacitance			10	pF	Note 5
tACCESS	Address to Output Access Time	100	400	700	nsec	Refer to
t _{cs}	Chip Select to Output Delay	100	250	500	nsec	Test
t _{CD}	Chip Deselect to Output Delay	100	250	800	nsec	Note 6 Circuit

Notes: 1. This is V_{LL} on MK 2500 P.

^{2.} This parameter is for inputs without active pull-ups (programmable).

^{3.} This parameter is for inputs with active pull-ups (programmable) for TTL interfaces. As the TTL driver goes to a logic 1 it must only provide 2.4V (this voltage must not be clamped) and the circuit pulls the input to V₅₅. Refer to the Input pull-up figure for a graphical description of the active pull-up's operation.

^{4.} Inputs at V_{SS} , outputs unloaded.

^{5.} $V_{B_{1as}} = V_{SS} = OV; \, f \equiv 1 \ MH_{Z}.$

^{6.} t_{Co} is primarily dependent on the RC time constant of the load (i.e. the outputs become open circuited upon being disabled). As noted in the Timing Diagram, disabling or enabling an output with a "1" expected out does not yield a transition through the 1.5V point; this is true because the TTL equivalent load pulls the open-circuited output to approximately 2 volts.

PROGRAMMING OPTIONS

MK 2500 P

OPTIONS

Function	512 X 8	1024 X 4
Mode Control	1	0
Chip Select 1	1 or 0	1 or 0
Chip Select 2	1 or 0	1 or 0
Chip Select 3/A10	1 or 0	address A10

1 = Most Positive = High Level Voltage

Pin 1 in the MK 2500 P is used as a Mode Control, setting the circuit in the 1024x4 or 512x8 mode. In the 1024x4 mode a tenth address bit is required, which is provided at Pin 4. If the circuit is in the 512x8 mode, then Pin 4 may be used for a third chip select.

Additional Options: The MK 2500 P can have the address and control inputs set by the user so that:

512x8: Mode Control - High

A10 - Low

1024x4: Mode Control - Low

A10 aid as an address See Note 9, following page

MK 2600 P

	OPTIONS					
Function	512 X 8	1024 X 4				
Chip Select 0/A10	1 or 0	A10				
Chip Select 1	1 or 0	1 or 0				
Chip Select 2	1 or 0	1 or 0				
Chip Select 3	1 or 0	1 or 0				


OPTIONS

1 = Most Positive = High Level Voltage


The MK 2600 P is programmed either as a 512x8 array or a 1024x4 array. In the 1024x4 arrays, Pin 22 provides the tenth address bit. When A10 is low the four bits are present at the even outputs (B2, B4, B6, and B8); when A10 is high, the bits are at the odd outputs (B1, B3, B5, and B7).

In 512x8 arrays, Pin 22 may be used to provide a fourth chip select. Thus, with four programmable chip selects, sixteen MK 2600 P ROMS in the 512x8 configuration can be arranged in an 8192x8 array requiring no external decoding.


TIMING



$T_{\rm ACCESS}$ TEST CIRCUIT



INPUT



MOSTEK ROM PUNCHED-CARD CODING FORMAT'

MOSIL	IN HOM I OHOHED OF THE		
MK 250 First Ca		MK 26 First C	ard
Cols.	Information Field	Cols.	Information Field
1-30	Customer	1-30	Customer
31-50	Customer Part Number	31-50	Customer Part Number
60-72	Mostek Part Number ²	60-72	Mostek Part Number ²
Second	Card	Secon	
1-30	Engineer at Customer Site	1-30	Engineer at Customer Site
31-50	Direct Phone Number for Engineer	31-50	Direct Phone Number for Engineer
Third C	Card	Third (
1-5	Mostek Part Number ²	1-5	Mostek Part Number ²
10-16	Organization ³	10-16	Organization ³
29	CS3 ¹⁰	29	CS3 ⁴
30	CS2⁴	30	CS2 ⁴
31	CS1⁴	31	CS14
32	Active Pull-ups ⁵	32	CS0 ¹⁰
		33	Active Pull-ups ⁵
Fourth		Fourth	
1-9	Data Format ⁶	1-9	Data Format ⁶
15-28	Logic — "Positive Logic" or "Negative Logic"	15-28	Logic — "Positive Logic" or "Negative Logic"
3 5-57	Verification Code ⁷	35-57	Verification Code ⁷
60-67	"A10 EVEN" or "A10 ODD"		
	(left justified)9		
Data C	ards/512x08 Organization		Cards/512x08 Organization
1-4	Decimal Address	1-4	Decimal Address
6-13	Output B8- B1 (MSB thru LSB)	6-13	Output B8- B1 (MSB thru LSB)
15-17	Octal Equivalent of output datas	15-17	Octal Equivalent of output datas
Data C	ards/1024x04 Organization	Data (Cards/1024x04 Organization
1-4	Decimal Address (0-1022), even addresses	1-4 6-9	Decimal Address (0-1022), even addresses Output (MSB-LSB)
6-9	Output (MSB-LSB)	11-12	Octal Equivalent of output data®
11-12	Octal Equivalent of output datas	50-53	
50-53	Decimal Address (1-1023),	55-58	
	odd addresses	60-61	Octal Equivalent of output data8
55-58	Output (MSB-LSB)		
60-61	Octal Equivalent of output data®		

Notes: 1. Positive or negative logic formats are accepted as noted in the fourtn card.

- 2. Assigned by Mostek Marketing Department; may be left blank.
- 3. Punched as "0512x08" or "1024x04".
- 4. A "0" indicates the chip is enabled by a logic 0, a "1" indicates it is enabled by a logic 1, and a "2" indicates a "Don't Care" condition.
- 5. A "1" indicates active pull-ups; a "0" indicates no pull-ups.
- MOSTEK, Fairchild, or National Punched-Card Coding Format may be used. Specify which punched card format used by punching either "MOSTEK", "Fairchild", or "National". Start name at column one.
- 7. Punched as: (a) VERIFICATION HOLD—i.e. customer verification of the data as reproduced by MOSTEK is required prior to production of the ROM. To accomplish this MOSTEK supplies a copy of its Customer Verification Data Sheet (CVDS) to the customer.
 - (b) VERIFICATION PROCESS i.e. the customer will receive a CVDS but production will begin
 - prior to receipt of customer verification.

 (c) VERIFICATION NOT NEEDED i.e. the customer will not receive a CVDS and production will begin immediately.
- 8. The octal parity check is created by breaking up the output word into groups of three from right to left and creating a base 8 (octal) number in place of these groups. For example the output word 10011110 would be separated into groups 10/011/110 and the resulting octal equivalent number is 236.
- 9. "A10 EVEN" and "A10 ODD" applies to the 1024 x 4 mode. "A10 EVEN" means the even outputs are enabled when A10 is high. "A10 ODD" means the odd outputs are enabled when A10 is high.
- 10. Punched as "2" for 1024 x 4 organization.

ASCII-TO-EBCDIC CODE CONVERTER EBCDIC-TO-ASCII CODE CONVERTER

 $\begin{array}{ll} A_1 = LSB & B_1 = LSB \\ A_9 = MSB & B_8 = MSB \end{array}$

Mode Control	1
Chip Select 1	0
Chip Select 2	0

Chip Select 3/A10

512 X 8

MK 2503 P

Function

MK 2601 P Function 512 X 8 Chip Select 0/A10 0 Chip Select 1 0 Chip Select 2 0 Chip Select 3 0

ASCII (ADDRESS) TO EBCDIC (DATA)

0	00000000	1	00000001	2	00000010	3	00000011	128	00100000	129	00100001	130	00100010	131	00100011
4	00110111	5	00101101	6	00101110	7	00101111	132	00100100		00010101		00000110		00010111
8	00010110	9	00000101	10	00100101	11	00001011	136	00101000	137	00101001		00101010	139	
12	00001100	13	00001101	14	00001110	15	00001111	140	00101100	141	00001001		00001010		00011011
16	00010000	17	00010001	18	00010010	19	00010011	144	00110000	145	00110001		00011010	147	
20	00111100	21	00111101	22	00110010	23	00100110	148	00110100	149	00110101		00110110	151	00001000
24	00011000	25	00011001	26	00111111	27	00100111	152	00111000	153	00111001		00111010		00111011
28	00011100	29	00011101	30	00011110	31	00011111	156	00000100		00010100		00111110		11100001
32	01000000	33	01001111	34	01111111	35	01111011	160	01000001		01000010		01000011		01000100
36	01011011	37	01101100	38	01010000	39	01111101		01000101		01000110		01000111		01001000
40	01001101	41	01011101	42	01011100	43	01001110	168	01001001		01010001		01010010		01010011
44	01101011	45	01100000	46	01001011	47	01100001	172	01010100		01010101		01010110		01010111
48	11110000	49	11110001	50	11110010	51	11110011	176	01011000		01011001		01100010		01100011
52	11110100	53	11110101	54	11110110	55	11110111		01100100		01100101		01100110		01100111
56	11111000	57	11111001	58	01111010	59	01011110	184	01101000		01101001		01110000		01110001
60	01001100	61	01111110	62	01101110	63	01101111		01110010		01110011		01110100		01110101
64	01111100	65	11000001	66	11000010	67	11000011		01110110		01110111		01111000		10000000
68	11000100	69	11000101	70	11000110	71	11000111		10001010		10001011		10001100		10001101
72	11001000	73	11001001	74	11010001	75	11010010	200	10001110	201		202			10011010
76	11010011	77	11010100	78	11010101	79	11010110	204	10011011	205		206	10011101		10011110
80	11010111	81	11011000	82	11011001	83	11100010	208	10011111		10100000		10101010		10101011
	11100011	85	11100100	86	11100101	87	11100110	212	10101100		10101101	214			10101111
88	11100111		11101000	90	11101001	91	01001010	216	10110000		10110001		10110010		10110011
	11100000		01011010	94	01011111	95	01101101	220	10110100	221	10110101		10110110		10110111
96		97	10000001	98	10000010	99	10000011	224	10111000	225	10111001		10111010		10111011
100	10000100	101	10000101	102	10000110	103	10000111	228	10111100	229	10111101		10111110		10111111
104		105	10001001	106	10010001	107	10010010	232	11001010	233	11001011		11001100		11001101
108	10010011	109	10010100		10010101	111		236	11001110	237	11001111		11011010		11011011
	10010111		10011000		10011001	115	10100010	240	11011100	241	11011101		11011110		11011111
	10100011		10100100		10100101	119	10100110	244	11101010	245	11101011	246	11101100		11101101
	10100111		10101000		10101001	123	11000000	248	11101110	249	11101111		11111010		11111011
124	01101010	125	11010000	126	10100001	127	00000111	252	11111100	253	11111101		11111110		11111111

EBCDIC (ADDRESS) TO ASCII (DATA)

_																	
	256	00000000	257	00000001	258	00000010	259	00000011	384	11000011	385	01100001	386	01100010	387	01100011	•
	260	10011100	261	00001001	262	10000110	263	01111111	388	01100100	389	01100101	390	01100110	391	01100111	
	264	10010111	265	10001101	266	10001110	267	00001011	392	01101000	393	01101001	394	11000100	395	11000101	
	268	00001100	269	00001101	270	00001110	271	00001111	396	11000110	397	11000111	398	11001000	399	11001001	
	272	00010000	273	00010001	274	00010010	275	00010011	400	11001010	401	01101010	402	01101011	403	01101100	
	276	10011101	277	10000101	278	00001000	279	10000111	404	01101101	405	01101110	406	01101111	407	01110000	
	280	00011000	281	00011001		10010010		10001111		01110001		01110010	410	11001011	411	11001100	
	284	00011100	285	00011101	286	00011110		00011111	412	11001101	413	11001110	414	11001111	415	11010000	
	288	10000000	289	10000001	290	10000010		10000011	416	11010001	417	01111110	418	01110011	419	01110100	
	292	10000100	293	00001010	294			00011011		01110101		01110110	422	01110111	423	01111000	
	296	10001000		10001001		10001010		10001011		01111001		01111010		11010010	427	11010011	
	300	10001100	301	00000101		00000110		00000111		11010100		11010101		11010110	431	11010111	
	304	10010000	305	10010001	306	00010110	307	10010011	432	11011000	433	11011001	434	11011010	435	11011011	
	308	10010100	309	10010101	310	10010110		00000100	436	11011100	437	11011101	438	11011110	439	11011111	
	312	10011000	313	10011001	314	10011010	315	10011011	440	11100000	441	11100001	442	11100010	443	11100011	
	316	00010100	317	00010101	318	10011110		00011010	444	11100100	445	11100101	446	11100110	447	11100111	
	320	00100000	321	10100000	322	10100001		10100010	448	01111011	449	01000001	450	01000010	451	01000011	
	324	10100011	325	10100100	326	10100101	327	10100110	452	01000100	453	01000101	454	01000110	455	01000111	
	328	10100111	329	10101000	330	01011011		00101110	456	01001000	457	01001001	458	11101000	459	11101001	
		00111100	333	00101000	334	00101011		00100001	460	11101010	461	11101011	462	11101100	463	11101101	
		00100110	337	10101001	338	10101010	339	10101011	464	01111101	465	01001010	466	01001011	467	01001100	
	340	10101100	341	10101101	342	10101110	343	10101111	468	01001101	469	01001110	470	01001111	471	01010000	
	344	10110000	345	10110001	346	01011101	347	00100100	472	01010001	473	01010010	474	11101110	475	11101111	
	348	00101010	349	00101001	350	00111011	351	01011110	476	11110000	477	11110001	478	11110010	479	11110011	
	352	00101101	353	00101111	354	10110010	355	10110011	480	01011100	481	10011111	482	01010011	483	01010100	
	356	10110100	357	10110101	358	10110110	359	10110111	484	01010101	485	01010110	486	01010111	487	01011000	
	360	10111000	361	10111001	362	01111100	363	00101100	488	01011001	489	01011010	490	11110100	491	11110101	
	364	00100101	365	01011111	366	00111110	367	00111111	492	11110110	493	11110111	494	11111000	495	11111001	
	368	10111010	369	10111011	370	10111100	371	10111101	496	00110000	497	00110001	498	00110010	499	00110011	
	372	10111110	373	10111111	374	11000000	375	11000001	500	00110100	501	00110101	502	00110110	503	00110111	
	376	11000010	377	01100000	378	00111010	379	00100011	504	00111000	505	00111001	506	11111010		11111011	
	380	01000000	381	00100111	382	00111101	383	00100010	508	11111100	509	11111101	510	11111110	511	11111111	

MOSTEK

8K-BIT READ ONLY MEMORY

MK30000(P/N)

FEATURES

- ☐ High performance replacement for Intel 2308/8308, and TI 4700
- □ 350ns max access time
- \square Single +5V ±10% power supply
- ☐ Contact programmed for fast turn-around

- ☐ Two programmable chip selects
- □ Inputs and three-state outputs TTL compatible
- ☐ Eight bit output for use with microprocessor systems
- ☐ Pin compatible with MK 2708 EPROM

DESCRIPTION


The MK 30000 is a 8,192 bit Read Only Memory designed as a high performance replacement for the Intel 2308/8308 and the TI 4700. The MK 30000 is organized as a 1K x 8 array which makes the device very attractive for use with 8-bit microprocessors such as the F8, 8080, 6800, Z-80 or any memory application requiring a high performance, high bit density ROM.

The device uses a single +5V (± 10% tolerance) power supply. The two chip select inputs can be programmed for any desired combination of active high's or low's. These programmable chip select inputs coupled with the three-state TTL compatible outputs provide a high performance memory circuit with extremely simple interface requirements.


An outstanding feature of the MK 30000 is the use of contact programming instead of gate mask programming. Since the contact mask is applied at a later processing stage, wafers can be partially processed and stored. When an order is received, a contact mask, which represents the desired bit pattern, is generated and applied to the wafers. Only a few processing steps are left to complete the part. Therefore, the use of contact programming reduces the turnaround time for a custom ROM.

The MK 30000 is fabricated with N-channel silicon gate MOS technology for optimum size and circuit performance. Ion-implantation is utilized to allow full TTL compatibility at the inputs and outputs. All inputs are protected against static charge.

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Terminal Relative to Ground	0.5V to + 7V
Operating Temperature TA (Ambient)	0℃ to + 70℃
Storage Temperature - Ceramic (Ambient)	-65°C to + 150°C
Storage Temperature — Plastic (Ambient)	–55°C to +125°C
Power Dissipation	1 Watt

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

 $(V_{CC} = 5V \pm 10\%; 0^{\circ}C \leq T_{A} \leq +70^{\circ}C)$

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Vcc	Power Supply Voltage	4.5	5.0	5.5	Volts	6
VIL	Input Logic 0 Voltage	-0.5		0.8	Volts	
VIH	Input Logic 1 Voltage	2.0		V _{CC}	Volts	

D C ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%; 0^{\circ}C \leq T_{A} \leq +70^{\circ}C)^{6}$

	PARAMETER	MIN	MAX	UNITS	NOTES
I cc	VCC Power Supply Current		60	mA	1
I _{I(L)}	Input Leakage Current		10	μΑ	2
I _{O(L)}	Output Leakage Current		10	μΑ	3
VoL	Output Logic 0 Voltage @ IOUT = 3.3mA		0.4	volts	
VoH	Output Logic 1 Voltage @ IOUT = -220 μA	2.4	Vcc	volts	

A C ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%; 0^{\circ}C \leq T_{A} \leq +70^{\circ}C)^{6}$

	PARAMETER	MIN	MAX	UNITS	NOTES
tACC	Address to output delay time		350	ns	4
tcs	Chip select to output delay time		175	ns	4
t _{CD}	Chip deselect to output delay time		150	ns	4


CAPACITANCE

	PARAMETER	TYP	MAX	UNITS	NOTES
C _{IN}	Input Capacitance	6	8	pF	5
C _{OUT}	Output Capacitance	10	15	рF	5

NOTES:

- All inputs 5.5V; Data Outputs open.
- 2. $V_{IN} = 0V \text{ to } 5.5V$
- Device unselected; VOUT = 0V to 5.5V.
- 4. Measured with 2 TTL loads and 100pF, transition times = 20ns
- Capacitance measured with Boonton Meter or effective capacitance calculated from the equation :
 - $C = \frac{1 \triangle t}{\triangle V}$ with current equal to a constant 20mA.
- 6. A minimum 100 μ s time delay is required after the application of VCC (+5) before proper device operation is achieved.

TIMING DIAGRAM



FIRST CAR	D	
	COLS	INFORMATION FIELD
	1-30 31-50 60-72	Customer Customer Part Number MOSTEK Part Number (2)
SECOND CA	ARD	
	1-30 31-50	Engineer at Customer Site Direct Phone Number for Engineer
THIRD CAP	RD	
	1-5 33	MOSTEK Part Number (2) Chip Select One "1" = CS ₁ or "0" = \overline{CS} ₁
	35	Chip Select Two "1" = \overline{CS}_2 or "0" = \overline{CS}_2
FOURTH C	ARD	
	1-9 15-28	Data Format (3) Logic - ("Positive Logic" or "Negative Logic")
	35-57	Verification Code (4)

DATA FORMAT (3)

MOSTEK OR INTEL

MOSTEK FORMAT

64 data cards (16 data words/card) with the following format:

COLS	11	N	I	FC)	R	١	V	Δ	١٦	Γ	۱	0	Ī	V	F	ı	E	L	D)

1-4	Four digit octal address of
	first output word on card
5-7	Three digit octal output
	word specified by address in
	column 1-4
8-52	Next fifteen output words,
	each word consists of three

NOTES:

- Positive or negative logic formats are acc.fapted as noted in the fourth card.
- 2. Assigned by MOSTEK; may be left blank.

octal digits.

- MOSTEK or Intel Punched card coding format may be used. Specify which card format used by prunching either "MOSTEK" or "Intel". Start at column one.
- Punches as: (a) VERIFICATION HOLD i.e. customer verification of the data as reproduc ed by MOSTEK is required prior to production of the ROM. To accomplish this MOSTEK supplies a copy of its Customer Verification Data Sheet (CVDS) to the custor ner.

(b) VERIFICATION PROCESS; - i.e. the customer will receive a CVDS but production, will begin prior to receipt of customer verification; (c) V ERIFICATION NOT NEEDED - i.e. the customer verill not receive a CVDS and production will begin immediately.

FEATURES

- ☐ 600 ns Maximum Access Time
- □ Low Power Dissipation
 Active 0.02 mW/bit Typ.
 Inactive .007 mW/bit Typ.
- ☐ EA 4900 and EA 4800 Pin-for-pin Replacement
- ☐ 2K x 8 or 4K x 4 organization with Open Drain Outputs
- ☐ Standard Supplies +5 volts, 12 volts
- ☐ Ion-Implanted for Full TTL/DTL Compatibility

DESCRIPTION

The MK 28000 is a mask programmable read only memory utilizing low-threshold lon-Implant, P-Channel technology. The MK 28000 is a pin-for-pin replacement for the EA 4900. The MK 28000 may be organized as either a $2K \times 8$ or $4K \times 4$ memory.

The MK 28000 open drain outputs are divided into two groups with one Output Enable line controlling each group of outputs. This feature allows the MK 28000 to be either a 2K x 8 or a 4K x 4 memory without any internal mask changes. For a 2K x 8 organization, the Output Enables (OE $_1$, OE $_2$) are tied together. For a 4K x 4 organization, the four outputs associated with OE $_1$ are wire-ORed to the four outputs associat-


ed with OE_2 . OE_1 and OE_2 are inverted with respect to each other and used as the twelfth address input in the $4K \times 4$ organization.

The internal circuitry of the MK 28000 is dynamic. This features means low standby power consumption when the ROM is not being addressed.


All inputs are protected against static charge accumulation. Pullup resistors on all inputs are available as a programmable option.

With no address lead time required, system design is simplified; address and \overline{AR} may appear simultaneously.

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



ABSOLUTE MAXIMUM RATINGS

Voltage on any terminal relative to VSS	. +0.3V to −20V
Operating temperature range (Ambient)	0°C to 70°C
Storage temperature range (Ambient) Ceramic	–65°C to +150°C
Storage temperature range (Ambient) Plastic	–55°C to +125°C

	PARAMETER	MIN	TYP	MAX	COMMENTS
V_{SS}	Supply Voltage	+4.75V	+5V	+5.25V	
	TTL Reference	-	0	_	
V_{GG}	Supply Voltage	-12.6V	-12V	-11.4V	
V _{IL}	Input Voltage, Logic "0"	V_{GG}		+.8V	
V _{IH}	Input Voltage, Logic "1"	V _{SS} – 1.5V		V _{SS}	Pullup resistors to V _s (≈5K) available as an option


ELECTRICAL CHARACTERISTICS (V
$$_{SS}$$
 = +5.0V ±5%; V $_{DD}$ = 0V; V $_{GG}$ = -12V ±5%; 0° C \leqslant T $_{A}$ \leqslant 70° C)

	PARAMETER	MIN	TYP	MAX	COMMENTS
I _{SS}	Supply Current		20 mA	35 mA	See Note 1
I _{GG}	Supply Current		-20 mA	-35 mA	Inputs at V _{SS}
I _{GG}	Supply Current (Standby)		7 mA	12 mA	See Note 1
CIN	Input Capacitance (Address & OE's)		8 pF	10 pF	See Note 2
C _{IN}	Input Capacitance (AR)		12 pF	15 pF	See Note 2
LIN	Input Leakage			10 μ A	See Note 3
R _{IN}	Input Pullup Resistors	3 Κ Ω		11 Κ Ω	Optional
V _{OH}	Output Voltage, Logic "1"	2.4V			See Note 4
I OL	Output Leakage Current	–10 µA		+10μA	$V_O = V_{SS} - 6V$, $T_A = 25^{\circ}C$ (outputs disabled)

	PARAMETER	MIN	TYP	MAX	COMMENTS
t _{PW}	AR Precharge Time	400 ns		∞	
C	Cycle Time	1 μs + t _R + t _F			t _{ACC} +t _{PW} +t _R +t _F
ACC	Access Time			600 ns	See note 4
LD	Address Lead Time	0			
HD	Address Hold Time	250 ns			
R	AR Rise Time			100 ns	
F	AR Fall Time			100 ns	
HOLD	Data Output Valid Time	2 μs			See note 5
CD	Output Disable Time			300 ns	See note 4
OR	Output Reset Time	75 ns		400 ns	See note 4

NOTES:

- 1. Outputs disconnected with no internal pullup resistors.
- 2. $V_{BIAS} V_{SS} = 0V$; f = 1 MHz
- 3. This parameter is for inputs without pullups (optional)
- 4. With test circuit shown below
- 5. or, until the next precharge + T_{OR} [if \overline{AR} makes a negative transition before though (min) has elapsed].



MOSTEK 28000 ROM Punched Card Coding Format 1

Third Card First Card MOSTEK Part Number² Information Field 1-5 Cols Input Pullups (0 = no, 1 = yes, 2 = Selectable Pull-up Option)⁵ 33 1-30 Customer Customer Part Number MOSTEK Part Number² 31-50 Fourth Card 60-72 Data Format³ 1-9 Second Card 15-28 Logic - ("Positive Logic" or "Negative Logic") Verification Code⁴ 35-57 1-30 Engineer at Customer Site Direct Phone Number for Engineer 31-50 Data Cards

EA Format MOSTEK Format or

- 1-4 Decimal Address
- Output 08-01 (MSB Thru LSB) 6-13 15-17
- Octal Equivalent of Output Data
- NOTES: 1. Positive or negative logic formats are accepted as noted in the fourth card. 5. Columns 34-47 represent A1—A11, AR, OE1, OE2 respectively. 0= No pull-up, 1 = Pull-up
 - 2. Assigned by MOSTEK; may be left blank.
 - 3. MOSTEK or Electronic Arrays Punched card coding format may be used. Specify which card format used by punching either "MOSTEK" or "EA". Start at column one.
 - 4. Punches as:
 - VERIFICATION HOLD i.e. customer verification of the data as reproduced by MOSTEK is required prior to production of the ROM. To accomplish this MOSTEK supplies a copy of its Customer Verification Data Sheet (c) (CVDS) to the customer.
- VERIFICATION PROCESS i.e. the customer will receive a CVDS but production will begin prior to receipt of customer verification
- VERIFICATION NOT NEEDED i.e. the customer will not receive a CVDS and production will begin immediately.

16K-BIT READ ONLY MEMORY

MK31000(P/N)-3

16K-BIT ROM MK31000(P/N)-3

FEATURES

- ☐ High performance replacement for Intel 2316A/8316A and General Instrument RO-3-8316A
- ☐ Maximum access time 550ns
- \square Single +5V ±10% power supply
- ☐ Contact programmed for fast turn-around
- ☐ Three programmable chip selects
- ☐ Inputs and three-state outputs TTL compatible
- ☐ Outputs drive 2 TTL loads and 100pF
- ☐ Low power
- Eight bit output for use with microprocessor systems

DESCRIPTION


The MK 31000 is a 16,384 bit Read Only Memory designed as a high performance replacement for the Intel 2316A/8316A and the General Instrument RO-3-8316A. The MK 31000 is organized as a X x 8 array which makes the device very attractive for use with 8 bit microprocessors such as the F8, 8080, 6800, Z-80 or any memory application requiring a high performance, high bit density ROM.

The device uses a single +5 volt (\pm 10% tolerance) power supply. The three chip select inputs can be programmed for any desired combination of active high's or low's. These programmable chip select inputs coupled with the three-state TTL compatible outputs provide a high performance memory circuit with extremely simple interface requirements.


An outstanding feature of the MK 31000 is the use of contact programming instead of gate mask programming. Since the contact mask is applied at a later processing stage, wafers can be partially processed and stored. When an order is received, a contact mask, which represents the desired bit pattern, is generated and applied to the wafers. Only a few processing steps are left to complete the part. Therefore, the use of contact programming reduces the turnaround time for a custom ROM.

The MK 31000 is fabricated with N-channel silicon gate MOS technology for optimum size and circuit performance. Ion-implantation is utilized to allow full TTL compatibility at the inputs and outputs. All inputs are protected against static charge.

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Terminal Relative to Ground0.5V to +7V
Operating Temperature TA (Ambient)0°C to +70°C
Storage Temperature (Ambient) Ceramic65°C to +150°C
Storage Temperature (Ambient) Plastic55°C to +125°C
Power Dissipation

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED D C OPERATING CONDITIONS

 $(V_{CC} = 5V \pm 10\%; 0^{\circ}C \leq T_{A} \leq +70 C)$

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Vcc	Power Supply Voltage	4.5	5.0	5.5	Volts	
VIL	Input Logic 0 Voltage	-0.5		0.8	Volts	
ViH	Input Logic 1 Voltage	2.0		V _{CC}	Volts	

D C ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%; 0^{\circ}C \leq T_{A} \leq +70^{\circ}C)$

	PARAMETER	MIN	MAX	UNITS	NOTES
I _{CC}	VCC Power Supply Current		60	mA	1
I _{I(L)}	Input Leakage Current		10	μΑ	2
I _{O(L)}	Output Leakage Current		10	μΑ	3
VoL	Output Logic 0 Voltage @ IOUT = 3.3mA		0.4	volts	
Voн	Output Logic 1 Voltage @ I _{OUT} = –220 μA	2.2	Vcc	volts	

A C ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%; 0^{\circ}C \leq T_{A} \leq +70^{\circ}C)$

	PARAMETER	MIN	MAX	UNITS	NOTES
tACC	Address to output delay time		550	ns	4
tCS	Chip select to output delay time		250	ns	4
tCD	Chip deselect to output delay time		150	ns	4

CAPACITANCE

	PARAMETER	TYP	MAX	UNITS	NOTES
CIN	Input Capacitance	6	8	pf	5
C _{OUT}	Output Capacitance	10	15	pf	5


NOTES:

- 1. All inputs 5.5V; Data Outputs open.
- 2. $V_{in} = 0V \text{ to } 5.5V.$
- 3. Device unselected; V_{out} = 0V to 5.5V
- 4. Measured with 2 TTL loads and 100pf.

l△t

5. Capacitance measured with Boonton Meter or effective capacitance calculated from the equation $C = \triangle V$ with current equal to a constant 20mA.

TIMING DIAGRAM



MOSTEK 31000 ROM PUNCHED CARD CODING FORMAT (1)

FIRST CARD		DATA FORMAT				
	COLS	INFORMATION FIELD	MOSTEK OF	RINTEL		
	1-30 31-50 60-72	Customer Customer Part Number MOSTEK Part Number (2)		128 data	CFORMAT cards (16 data words/card)	
SECOND CA	ARD			with the	following format:	
	1-30 Engineer at Customer Site			COLS	INFORMATION FIELD	
31-50 Direct Phone Numbe Engineer		Direct Phone Number for Engineer			Four digit octal address of first output word on card	
THIRD CAF	ŖĎ			5-7	Three digit octal output word specified by address in	
	1-5 33	MOSTEK Part Number (2) Chip Select One "1" = CS_1 or "0" = \overline{CS}_1		8-52	column 1-4 Next fifteen output words, each word consists of three	
	35	Chip Select Two "1" = \overline{CS} 2			octal digits.	
	37	Chip Select Three	NOTES:			
"1" = CS_3 or "0" = \overline{CS}_3		"1" = CS3 or "0" = CS3	Positive or negative logic formats are accepted as noted in the fourth card.			
FOURTH CARD			2. Assigned by MOSTEK; may be left blank.			
	1-9 Data Format (3) 15-28 Logic - ("Positive Logic"		MOSTEK or Intel Punched card coding format may be used. Specify which card format used by punching either "MOSTEK" or "Intel". Start at column one.			
		Logic - ("Positive Logic" or "Negative Logic")	 Punches as: (a) VERIFICATION HOLD - i.e. customer verification of the data as reproduced by MOSTEK is 			
	35-57	Verification Code (4)	this MOSTE	required prior to production of the ROM. To accomplish this MOSTEK supplies a copy of its Customer Verification Data Sheet (CVDS) to the customer.		
			receive a CVI of customer	DS but production; (CESS - i.e. the customer will ction will begin prior to receipt c) VERIFICATION NOT er will not receive a CVDS and	

production will begin immediately.

MK34000(P/N)-3

FEATURES

- ☐ 2K x 8 organization with static interface
- ☐ 350ns max access time
- ☐ Single +5V ± 10% power supply
- ☐ 330mW max power dissipation

DESCRIPTION

The MK 34000 is a new generation N-channel silicon gate MOS Read Only Memory circuit organized as 2048 words by 8 bits. As a state-of-the-art device, the MK 34000 incorporates advanced circuit techniques designed to provide maximum circuit density and reliability with highest possible performance, while maintaining low power dissipation and wide operating margins.


The MK 34000 requires a single +5 volt (± 10% tolerance) power supply and has complete TTL compatibility at all inputs and outputs (a feature made possible by MOSTEK's Ion-implantation technique). The three chip select inputs can be programmed for any desired combination of active high's or low's or even an optional "DON'T CARE" state. The convenient static operation of the MK 34000 coupled with the programmable chip select inputs and three-state TTL compatible outputs results in extremely simple interface requirements.

- ☐ Contact programmed for fast turn-around
- ☐ Three programmable chip selects
- ☐ Inputs and three-state outputs—TTL compatible
- ☐ Outputs drive 2 TTL loads and 100pF
- ☐ RAM/EPROM pin compatible


An outstanding feature of the MK 34000 is the use of contact programming over gate mask programming. Since the contact mask is applied at a later processing stage, wafers can be partially processed and stored. When an order is received, a contact mask, which represents the desired bit pattern, is generated and applied to the wafers. Only a few processing steps are left to complete the part. Therefore, the use of contact programming reduces the turnaround time for a custom ROM.

Any application requiring a high performance, high bit density ROM can be satisfied by this device. The MK 34000 is ideally suited for 8-bit microprocessor systems such as those which utilize the Z80 or F8. The MK 34000 also provides significant cost advantages over PROM.

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



*Programmable Chip Selects

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Terminal Relative to Ground	0.5V to + 7V
Operating Temperature TA (Ambient)	0℃ to + 70℃
Storage Temperature — Ceramic (Ambient)	-65°C to + 150°C
Storage Temperature — Plastic (Ambient)	-55°C to +125°C
Power Dissipation	1 Watt

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

 $(V_{CC} = 5V \pm 10\%; 0^{\circ}C \leq T_{A} \leq +70^{\circ}C)$

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Vcc	Power Supply Voltage	4.5	5.0	5.5	Volts	6
VIL	Input Logic 0 Voltage	-0.5		0.8	Volts	
VIH	Input Logic 1 Voltage	2.0		V _{CC}	Volts	

D C ELECTRICAL CHARACTERISTICS (V_{CC} = 5V \pm 10%; 0°C \leq T_A \leq + 70°C)6

	PARAMETER	MIN	MAX	UNITS	NOTES
I _{CC}	VCC Power Supply Current		60	mA	1
II(L)	Input Leakage Current		10	μΑ	2
IO(L)	Output Leakage Current		10	μΑ	3
VoL	Output Logic 0 Voltage @ IOUT = 3.3mA		0.4	volts	
Voh	Output Logic 1 Voltage @ IOUT = -220 μA	2.4	Vcc	volts	

A C ELECTRICAL CHARACTERISTICS $(V_{CC} = 5V \pm 10\%; 0^{\circ}C \leq T_{A} \leq +70^{\circ}C)^{6}$

	PARAMETER	MIN	MAX	UNITS	NOTES
tACC	Address to output delay time		350	ns	4
tcs	Chip select to output delay time		175	ns	4
t _{CD}	Chip deselect to output delay time		150	ns	4


CAPACITANCE

	PARAMETER	TYP	MAX	UNITS	NOTES
CIN	Input Capacitance	6	8	pF	5
C _{OUT}	Output Capacitance	10	15	pF	5

NOTES:

- All inputs 5.5V; Data Outputs open.
- V_{IN} = 0V to 5.5V (V_{CC} = 5V)
 Device unselected; V_{OUT} = 0V to 5.5V.
- 4. Measured with 2 TTL loads and 100pF, transition times = 20ns
- 5. Capacitance measured with Boonton Meter or effective capacitance calculated from the equation :
 - $C = \frac{1 \Delta t}{1 \Delta t}$ with current equal to a constant 20mA. Δν
- A minimum 100 μ s time delay is required after the application of V_{CC} (+5) before proper device operation is achieved.

TIMING DIAGRAM



* The chip select inputs can be user programmed so that either the input is enabled by a Logic 0 voltage (V_{IL}), a Logic 1 voltage (V_{IH}), or the input is always enabled (regardless of the state of the input). See chart below for programming instructions.

MOSTEK 34000 ROM PUNCHED CARD CODING FORMAT (1)

	FI	RS'	T C	٩RD
--	----	-----	-----	-----

	COLS	INFORMATION FIELD
	1-30 31-50 60-72	Customer Customer Part Number MOSTEK Part Number (2)
SECOND CA	RD	

Engineer

1-30

31-50

THIRD CARD

1 -	MOSTEK Bank Number (2)
1-5	MOSTEK Part Number (2)
33	Chip Select One
	"1" = CS ₁ or "0" = CS ₁
	or "2" = Don't Care
35	Chip Select Two
	"1" = CS_2 or "0" = $\overline{CS_2}$
	or "2" = Don't Care
37	Chip Select Three
	"1" = CS3 or "0" = CS3
	or "2" = Don't Care
_	

Engineer at Customer Site

Direct Phone Number for

FOURTH CARD

1-9	Data Format (3)
15-28	Logic - ("Positive Logic"
	or "Negative Logic")
35-57	Verification Code (4)

DATA FORMAT

128 data cards (16 data words/card) with the following format:

COLS	INFORMATION F	IELD
------	---------------	------

- 1-4 Four digit octal address of first output word on card
- 5-7 Three digit octal output word specified by address in column 1-4
- 8-52 Next fifteen output words, each word consists of three octal digits.

NOTES:

- Positive or negative logic formats are accepted as noted in the fourth card.
- 2. Assigned by MOSTEK; may be left blank.
- MOSTEK punched card coding format should be used. Punch "MOSTEK" starting in column one.
- Punches as: (a) VERIFICATION HOLD i.e. customer verification of the data as reproduced by MOSTEK is required prior to production of the ROM. To accomplish this MOSTEK supplies a copy of its Customer Verification Data Sheet (CVDS) to the customer.

(b) VERIFICATION PROCESS - i.e. the customer will receive a CVDS but production will begin prior to receipt of customer verification; (c) VERIFICATION NOT NEEDED - i.e. the customer will not receive a CVDS and production will begin immediately.



64K-BIT READ-ONLY MEMORY

MK36000(P/N)-4/5

FEATURES

- MK36000 8K x 8 Organization— "Edge Activated" * operation (CE)
- □ Access Time/Cycle Time
 P/N Access
 - MK36000-4 250ns 375ns MK36000-5 300ns 450ns
- ☐ Single +5V ± 10% Power Supply
- Standard 24 pin DIP (EPROM Pin Out Compatible)

Cvcle

J Standard 24 pr

DESCRIPTION

The MK36000 is a new generation N-channel silicon gate MOS Read Only Memory, organized as 8192 words by 8 bits. As a state-of-the-art device, the MK 36000 incorporates advanced circuit techniques designed to provide maximum circuit density and reliability with the highest possible performance, while maintaining low power dissipation and wide operating margins.


The MK36000 utilizes what is fast becoming an industry standard method of device operation. Use of a static storage cell with clocked control periphery allows the circuit to be put into an automatic low power standby mode. This is accomplished by maintaining the chip enable (CE) input at a TTL high level. In this mode, power dissipation is reduced to typically 35mW, as compared to unclocked devices which

- Low Power Dissipation 220mW Max Active
- □ Low Standby Power Dissipation—35mW Max. (ĈĒ High)
- On chip latches for addresses
- ☐ Inputs and three-state outputs-TTL compatible
- ☐ Outputs drive 2 TTL loads and 100 pF


draw full power continuously. In system operation, a device is selected by the \overline{CE} input, while all others are in a low power mode, reducing the overall system power. Lower power means reduced power supply cost, less heat to dissipate and an increase in device and system reliability.

The edge activated chip enable also means greater system flexibility and an increase in system speed. The MK36000 features onboard address latches controlled by the \overline{CE} input. Once the address hold time specification has been met, new address data can be applied in anticipation of the next cycle. Outputs can be wire- 'OR'ed together, and a specific device can be selected by utilizing the \overline{CE} input with no bus conflict on the outputs. The \overline{CE} input allows the fastest access times yet available in 5 volt only

FUNCTIONAL DIAGRAM (MK 36000)



PIN CONNECTIONS



^{*} Trademark of Mostek Corporation

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Terminal Relative to VSS	–1.0 V to + 7V
Operating Temperature TA (Ambient)	\dots 0°C to + 70°C
Storage Temperature — Ceramic (Ambient)	−65°C to + 150°C
Storage Temperature — Plastic (Ambient)	-55° C to + 125 $^{\circ}$ C
Power Dissination	1 Watt

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS⁶

 $(0^{\circ}C \leq T_{A} \leq + 70^{\circ}C)$

PARAMETER		MIN	TYP	MAX	UNITS	NOTES
V _{CC}	Power Supply Voltage	4.5	5.0	5.5	Volts	6
VIL	Input Logic 0 Voltage	-1.0		0.8	Volts	
VIH	Input Logic 1 Voltage	2.0		Vcc	Volts	

D C ELECTRICAL CHARACTERISTICS (VCC = 5V \pm 10%) (0 $^{\circ}\text{C} \leqslant \text{T}_{A} \leqslant +70\,^{\circ}\text{C})^{6}$

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
ICC1	VCC Power Supply Current (Active)			40	mA	1
ICC2	VCC Power Supply Current (Standby)			8	mA	7
II(L)	Input Leakage Current	-10		10	μΑ	2
IO(L)	Output Leakage Current	-10	-	10	μΑ	3
VOL	Output Logic ''0'' Voltage @ IOUT = 3.3mA			0.4	volts	
Vон	Output Logic ''1'' Voltage @ IOUT = -220 μΑ	2.4	-		volts	

A C ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%) (0^{\circ}C \le T_{A} \le +70^{\circ}C)^{6}$

PARAMETER		-4		-5		LINUTC	NOTEO
	TANAMETEN		MAX	MIN	MAX	ONITS	NOTES
tC	Cycle Time	375		450		ns	4
tCE	CE Pulse Width	250		300			4
tAC	CE Access Time		250		300	ns	4
tOFF	Output Turn Off Delay		60		75	ns	4
tAH	Address Hold Time Referenced to CE	60		75		ns	
tAS	Address Setup Time Referenced to CE	0		0		ns	
tp	CE Precharge Time	125		150		ns	


- 1. Current is proportional to cycle rate. ICCI is measured at the specified minimum cycle time.
- 2. $V_{IN} = 0V \text{ to 5.5V } (V_{cc} = 5V)$
- Nevice unselected; VOUT = 0V to 5.5V
 Measured with 2 TTL loads and 100pF, transistion times = 20ns
- Capacitance measured with Boonton Meter or effective capacitance calculated from the equation:
 - $C = \frac{\triangle Q}{\triangle V}$ with $\triangle V = 3$ volts

- 6. A minimum 100 μs time delay is required after the application of VCC (+5) before proper device operation is achieved. CE must be at VIH for this time period.
- 7. CE high.

CAPACITANCE $(0^{\circ} C \leq TA \leq 70^{\circ} C)$

7:	PARAMETER	TYP	MAX	UNITS	NOTES
CI	Input Capacitance	5	8	pF	5
CO	Output Capacitance	7	15	pF	5





MK36000 ROM PUNCHED CARD CODING FORMAT (1 & 6)

FIRST CARD

<u>COLS</u>	INFORMATION FIELD	COLS	INFORMATION FIELD
1-30 31-50	Customer Customer Part Number	1-4	Four digit octal address of first output word on card
60-72 SECOND CARD	MOSTEK Part Number (2)	5-7	Three digit octal output word specified by address in column 1-4
1-30 31-50	Engineer at Customer Site Direct Phone Number for Engineer	8-52	Next fifteen output words, each word consists of three octal digits.

THIRD CARD

1-5 MOSTEK Part Number (2)

FOURTH CARD

1-9	Data Format (3)
15-28	Logic - ("Positive Logic"
	or "Negative Logic")
35-57	Verification Code (4)

DATA FORMAT

512 data cards (16 data words/card) with the following format:

NOTES:

- Positive or negative logic formats are accepted as noted in the fourth card.
- 2. Assigned by MOSTEK; may be left blank.
- 3. MOSTEK punched card coding format should be used. Punch "MOSTEK" starting in column one.
- Punches as: (a) VERIFICATION HOLD i.e. customer verification of the data as reproduced by MOSTEK is required prior to production of the ROM. To accomplish this MOSTEK supplies a copy of its Customer Verification Data Sheet (CVDS) to the customer.
 - (b) VERIFICATION PROCESS i.e. the customer will receive a CVDS but production will begin prior to receipt of customer verification; (c) VERIFICATION NOT NEEDED i.e. the customer will not receive a CVDS and production will begin immediately.
- 5. 512 cards for MK 36000
- Please consult MOSTEK ROM Programming Guide for further details on other formats.

DESCRIPTION (Continued)

ROM's and imposes no loss in system operating flexibility over an unclocked device.

Other system oriented features include fully TTL compatible inputs and outputs. The three state outputs, controlled by the $\overline{\text{CE}}$ input, will drive a minimum of 2 standard TTL loads. The MK36000 operates from a single +5 volt power supply with a wide \pm 10% tolerance, providing the widest operating margins available. The MK36000 is packaged in the industry standard 24 pin DIP.

Any application requiring a high performance, high bit density ROM can be satisfied by the MK36000 ROM. This device is ideally suited for 8 bit microprocessor systems such as those which utilize the Z-80. It can offer significant cost advantages over PROM.

OPERATION

The MK36000 is controlled by the chip enable ($\overline{\text{CE}}$) input. A negative going edge at the $\overline{\text{CE}}$ input will

activate the device as well as strobe and latch the inputs into the onchip address registers. At access time the outputs will become active and contain the data read from the selected location. The outputs will remain latched and active until \overline{CE} is returned to the inactive state.

Programming Data

MOSTEK is now able to utilize a wide spectrum of data input formats and media. Those presently available are listed in the following table:

Table 1

Acceptable Media	Acceptable Format
CARDS PAPER TAPE PROMS DATA LINK	MOSTEK INTEL CARD INTEL TAPE EA MOSTEK F-8 MOTOROLA 6800

	LE POMe
PROGRAMMAB	SLE ROIVIS



2048 x 8 BIT PROM

Electrically Programmable/Ultraviolet Erasable ROM

MK2716 (T)-6/7/8

FEATURES

- □ Replacement for popular 2048 x 8 bit 2716 type EPROM
- ☐ Single +5 volt power supply during READ operation
- ☐ Fast Access Time in READ mode

Access Time
350ns
390ns
450ns

☐ Low Power Dissipation: 525 mW max active

DESCRIPTION

The MK2716 is a 2048x8 bit electrically programmable/ultraviolet erasable Read Only Memory. The circuit is fabricated with MOSTEK's advanced N-channel silicon gate technology for the highest performance and reliability. The MK2716 offers significant advances over hardwired logic in cost, system flexibility, turnaround time and performance.

The MK2716 has many useful system oriented features including a STANDBY mode of operation which lowers the device power from 525 mW maximum active power to 132 mW maximum for an overall savings of 75%.


- □ Power Down mode: 132 mW max standby
- □ Three State Output OR-tie capability
- □ Five modes of operation for greater system flexibility (see Table)
- ☐ Single programming requirement: single location programming with one 50 msec pulse
- ☐ Pin Compatible with MK34000 16K ROM
- □ TTL compatible in all operating modes
- ☐ Standard 24 pin DIP with transparent lid

MODE SELECTION

PIN	CE/PGM	OE	VPP	OUTPUTS
MODE	(18)	(20)	(21)	333
READ	VIL	VIL	+5	Valid Out
STANDBY	VIH	Don't Care	+5	Open
PROGRAM	Pulsed VIL to VIH	VIH	+25	Input
PROGRAM VERIFY	VIL	VIL	+25	Valid Out
PROGRAM INHIBIT	VIL	VIH	+25	Open

BLOCK DIAGRAM O₀ THRU O₇ -Vcc -GND OUTPUT OUTPUT BUFFFRS CE/PGM PROGRAM INPUT IN PGM MODE Y DECODER Y SELECT A₀ THRU A10 16,384 BIT DECODER **CELL MATRIX** NOTE: Pin 18 and 20 have been renamed for compatibility with presently available 16K, 32K and 64K ROMs and future generation 32K and 64K EPROMs. All other specifications for this device remain unaffected by this change.

PIN OUT



AO - A10 ADDRESSES
CE/PGM CHIP ENABLE/PROGRAM
OE OUTPUT ENABLE
OO - O7 OUTPUTS

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to VSS
(Except VPP)
Voltage on VPP supply pin relative to VSS0.3V to +28V
Operating Temperature TA (Ambient)
Storage Temperature (Ambient)55°C \leq TA \leq +125°C
Power Dissipation
Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

READ OPERATION

RECOMMENDED D.C. OPERATING CONDITIONS AND CHARACTERISTICS1,2,4,8 (0°C \leq TA \leq 70°C) (VCC = +5V \pm 5%, VPP = VCC \pm 0.6V)³

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
VIH	Input High Voltage	2.0		Vcc+1	Volts	
VIL	Input Low Voltage	-0.1		0.8	Volts	
ICC1	VCC Standby Power Supply Current (OE = VIL; CE = VIH)		10	25	mA	2
ICC2	VCC Active Power Supply Current (OE = CE = VIL)		57	100	mA	2
IPP1	VPP Current (VPP = 5.85V)			5	mA	2,3
₹∨он	Output High Voltage (IOH = -100 μA)	2.4			Volts	
VOL	Output Low Voltage (IOL = 2.1mA)			.45	Volts	
IIL	Input Leakage Current (VIN = 5.25V)			10	μΑ	
IOL	Output Leakage Current (VOUT = 5.25V)			10	μΑ	

A.C. CHARACTERISTICS1,2,5 (0°C \leq TA \leq 70°C) (VCC = +5V \pm 5%, VPP = 5V \pm 0.6V)³

		-6		-7		-8			
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
tACC	Address to Output Delay (CE = OE = VIL)		350		390		450	ns	
tCE	CE to Output Delay (OE = VIL)		350		390		450	ns	6
tOE	Output Enable to Output Delay (CE = VIL)		120		120		120	ns	10
tDF	Chip Deselect to Output Float (CE = VIL)	0	100	0	100	0	100	ns	9
tOH	Address to Output Hold (CE = OE = VIL)	0		0		0		ns	

CAPACITANCE


 $(TA = 25^{\circ}C)^{8}$

SYMBOL	PARAMETER	TYP	MAX	UNITS	NOTES
C _{IN}	Input Capacitance	4	6	pF	7
COUT	Output Capacitance	8	12	pF	7


NOTES:

- VCC must be applied on or before VPP and removed after or at the same time as VPP.
- VPP and VCC may be connected together except during programming, in which case the supply current is the sum of I_{CC} and I_{PP1}.
 The tolerance on VPP is to allow use of a driver circuit to switch VPP from VCC to +25V in the READ and PROGRAM mode respectively.
- 4. All voltages with respect to VSS
- 4. All voltages with respect to VSS.
 5. Load conditions = ITTL load and 100pF., tr = tf = 20ns, reference levels are 1V or 2V for inputs and .8V and 2V for outputs.
 6. tOE is referenced to CE or the addresses, whichever occurs last.
 7. Effective Capacitance calculated from the equation C = △Q where △V = 3V
 8. Typical numbers are for TA = 25°C and VCC = 5.0V
 9. tDF is applicable to both CE and OE, whichever occurs first.
 10. OE may follow up to tACC tOE after the falling edge of CE without effecting tACC

TIMING DIAGRAMS READ CYCLE (CE = VIL)



STANDBY POWER **DOWN MODE**



PROGRAM OPERATION⁸

D.C. ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS1'2

(TA = 25°C \pm 5°C) (VCC = 5V \pm 5%, VPP = 25V \pm 1V)

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
IIL	Input Leakage Current		10	μΑ	3
VIL	Input Low Level	-0.1	0.8	Volts	
VIH	Input High Level	2.0	VCC +1	Volts	
ICC	VCC Power Supply Current		100	mA	
IPP1	VPP Supply Current		5	mA	4
IPP2	VPP Supply Current during Programming Pulse		30	mA	5

A.C. CHARACTERISTICS AND OPERATING CONDITIONS^{1,2,6,7}

(TA = 25°C \pm 5°C) (VCC = 5V \pm 5%, VPP = 25V \pm 1V)


SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
^t AS	Address Setup Time	2			μS	
tOES	OE Setup Time	2			μS	
t _{DS}	Data Setup Time	2			μS	
^t AH	Address Hold Time	2			μS	
^t OEH	OE Hold Time	2			μS	
^t DH	Data Hold Time	2			μS	
^t DF	Output Enable to Output Float	0		120	ns	4
^t OE	Output Enable to Output Delay			120	ns	4
t _{PW}	Program Pulse Width	45	50	55	ms	
^t PRT	Program Pulse Rise Time	5			ns	
tPFT	Program Pulse Fall Time	5			ns	

NOTES:

- 1. VCC must be applied at the same time or before VPP and removed after or at the same time as VPP. To prevent damage to the device it must not be inserted into a board with VPP at 25V.
- 2. Care must be taken to prevent overshoot of the VPP supply when switching to +25V.
- 3. 0.45V ≤ VIN ≤ 5.25V 4. CE/PGM = VIL 5. CE/PGM = VIH

- 6. tT = 20nsec
- 7. 1V or 2V for inputs and 8V or 2V for outputs are used as timing reference levels.
- 8. Although speed selections are made for READ operation all programming specifications are the same for all dash numbers.

TIMING DIAGRAM (Program Mode)



Programming can be done with a single TTL level pulse, and may be done on any individual location either sequencially or at random. The three-state output controlled by the OE input allows OR-tie capability for construction of large arrays. A single power supply requirement of +5 volts makes the MK2716 ideally suited for use with MOSTEK's new 5 volt only microprocessors such as the MK3880 (Z-80). The MK2716 is packaged in the industry standard 24 pin dual-in line package with a transparent hermetically sealed lid. This allows the user to expose the chip to ultraviolet light to erase the data pattern. A new pattern may then be written into the device by following the program procedures outlined in this data sheet.

The MK2716 is specifically designed to fit those applications where fast turnaround time and pattern experimentation are required. Since data may be altered in the device (erase and reprogram) it allows for early debugging of the system program. Since single location programming is available, the MK2716 can have its data content increased (assuming all 2048) bytes were not programmed) at any time for easy updating of system capabilities in the field. Once the data/program is fixed and the intention is to produce large numbers of systems, MOSTEK also supplies a pin compatible mask programmable ROM, the MK34000. To transfer the program data to ROM, the user need only send the PROM along with device information to MOSTEK, from which the ROM with the desired pattern can be generated. This means a reduction in the possibility of error when converting data to other forms (cards, tape, etc.) for this purpose. However, data may still be input by any of these traditional means such as paper tape, card deck, etc.

READ OPERATION

The MK2716 has five basic modes of operation. Under normal operating conditions (non-programming) there are two modes including READ and STANDBY. A READ operation is accomplished by maintaining pin 18 ($\overline{\text{CE}}$) at VIL and pin 21 (VPP) at +5 volts. If $\overline{\text{OE}}$ (pin 20) is held active low after addresses (A0 - A10) have stabilized then valid output data will appear on the output pins at access time tACC (address access). In this mode, access time my be referenced to $\overline{\text{OE}}$ (tOE) depending on when $\overline{\text{OE}}$ occurs (see timing diagrams).

POWER DOWN operation is accomplished by taking pin 18 ($\overline{\text{CE}}$) to a TTL high level (VIH). The power is reduced by 75% from 525mW maximum to 132mW. In power down VPP must be at +5 volts and the outputs will be opencircuit regardless of the condition of $\overline{\text{OE}}$. Access time from a high to low transition of $\overline{\text{CE}}$ (tCE) is the same as from addresses (tACC). (See STANDBY Timing Diagram).

PROGRAMMING INSTRUCTIONS

The MK2716 as shipped from MOSTEK will be completely erased. In this initial state and after any subsequent erasure, all bits will be at a '1' level (output high). Information is introduced by selectively programming '0's into the proper bit locations. Once a '0' has been programmed into the chip it may be changed only by erasing the entire chip with UV light.

Word address selection is done by the same decode circuitry used in the READ mode. The MK2716 is put into the PROGRAM mode by maintaining VPP at +25V,

and $\overline{\text{OE}}$ at VIH. In this mode the output pins serve as inputs (8 bits in parallel) for the required program data. Logic levels for other inputs and the VCC supply voltage are the same as in the READ mode.

The program a "byte" (8 bits) of data, a TTL active high level pulse is applied to the $\overline{\text{CE}}/\text{PGM}$ pin once addresses and data are stabilized on the inputs. Each location must have a pulse applied with only one pulse per location required. Any individual location, a sequence of locations or locations at random may be programmed in this manor. The program pulse has a minimum width of 45msec and a maximum of 55msec, and must not be programmed with a high level D.C. signal applied to the $\overline{\text{CE}}/\text{PGM}$ pin.

PROGRAM INHIBIT is another useful mode of operation when programming multiple parallel addressed MK2716's with different data. It is necessary only to maintain \overline{OE} at VIH, VPP at ± 25 , allow addresses and data to stabilize and pulse the \overline{CE}/PGM pin of the device to be programmed. Data may then be changed and the next device pulsed. The devices with \overline{CE}/PGM at VIL will not be programmed.

PROGRAM VERIFY allows the MK2716 program data to be verified without having to reduce VPP from +25V to

+5V. VPP should only be used in the PROGRAM/PROGRAM INHIBIT and PROGRAM VERIFY modes and must be at +5V in all other modes.


MK2716 ERASING PROCEDURE

The MK2716 may be erased by exposure to high intensity ultraviolet light, illuminating the chip thru the transparent window. This exposure to ultraviolet light induces the flow of a photo current from the floating gate thereby discharging the gate to its initial state. An ultraviolet source of 2537Å yielding a total integrated dosage of 15 Watt-seconds/cm² is required. Note that all bits of the MK2716 will be erased. The erasure time is approximately 15 to 20 minutes utilizing a ultra-violet lamp with a $12000 \mu \text{W/cm}^2$ power rating. The lamp should be used without short wave filters, and the MK2716 to be erased should be placed about one inch away from the lamp tubes. It should be noted that as the distance between the lamp and the chip is doubled, the exposure time required goes up by a factor of 4. The UV content of sunlight is insufficient to provide a practical means of erasing the MK2716. However, it is not recommended that the MK2716 be operated or stored in direct sunlight, as the UV content of sunlight may cause erasure of some bits in a short period of time.

				D				

5	
5	
5	
5	

DYNAMIC RANDOM-ACCESS MEMORY







1024x1-BIT DYNAMIC RAM

MK4006(P)-6/MK4008(P)-6

FEATURES

- □ TTL/DTL Compatible inputs
- □ No Clocks Required
- Access time: MK 4006 P-6 under 400 ns MK 4008 P-6 under 500 ns

- ☐ Standby Power: under 50 mW
- ☐ 16-Pin Standard CDIP
- ☐ Supply Voltage: +5V and −12V

DESCRIPTION

This is a family of MOS dynamic 1024x1 randomaccess memories having identical functional characteristics, differing only in speed. Access time in the MK 4006 P-6 is less than 400 ns; in the MK 4008 P-6 less than 500.

Full address decoding is provided internally. Information is read out non-destructively (NDRO) and has the same polarity as the input data.

TTL/DTL compatibility at all inputs allows economical use in small systems by eliminating the need for special interface circuitry. Large main-memory applications also benefit from the low drive-voltage swings as well as the packing density afforded by the standard 16-pin dual-in-line packaging and low standby power.


The internal memory element of this RAM is a capacitance, and refreshing must be periodically initiated (see TIMING). However, all internal decoding and sensing is static, so that precharging or clocking normally associated with dynamic memories is not required. From the user's viewpoint, memory control and addressing are essentially those of a static device.

Noise suppression measures normally employed in DTL or TTL systems are sufficient. High voltage input swings and high peak-current line drivers are unnecessary for driving memory inputs and the memory itself does not exhibit large supply current transients.


Data output is single-ended to minimize propagation delay. Output current is sourced from VSS (+5V), and easily sensed using readily available components. A logic 1 at the output terminal appears as a 5,000 Ohm resistor (MK 4006) to +5V; a logic 0 as an open circuit.

The performance of this RAM is made possible by Mostek's ion-implantation process. In addition to offering low threshold voltages for TTL/DTL compatibility and utilizing conventional P-channel processing, ion-implantation allows both enhancement (normally OFF) and depletion (normally ON) MOS transistors to be fabricated on the same chip. By replacing conventional MOS load resistors with constant-current depletion transistors, operational speeds and functional density are increased.

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



ABSOLUTE MAXIMUM RATINGS

Voltage on any pin relative to V_{SS} +	-0.3 to -20V
Operating Temperature0	°C to +70°C
Storage Temperature Bange -65°C	C to +150°C

RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ} C \leq T_{A} \leq 70^{\circ}C)$

	PARAMETER	MK 4006P-6 MIN MAX	MK 4008P-6 MIN MAX	UNITS	NOTES
V_{ss}	Supply Voltage	+4.75	+5.25	V	
V_{DD}	Supply Voltage	-11.4	-12.6	· v	
V _{IL}	Input Voltage, Logic 0		+0.8	٧	
V_{1H}	Input Voltage, Logic 1	V _{ss} - 1	V _{SS}	v	
V _{SB}	Standby Supply Voltage (Fig. 4)	V _{ss} – 4	V _{ss} -6	٧	Note 1

RECOMMENDED AC OPERATING CONDITIONS(2)

 $(0^{\circ} C \leq T_{A} \leq 70^{\circ}C)$

	PARAMETER	MK 40	006P-6 MAX	MK 40 MIN	008P-6 MAX	UNITS	NOTES
t _{RC}	Read Cycle Time (Fig. 1)	400		500		ns	
twc	Write Cycle Time (Fig. 2)	650		900		ns ns	t _{wP} =250 ns t _{wP} =400 ns
t _{WP}	Write Pulse Width (Fig. 2)	250		400		ns ns	t _{AW} =400 ns t _{AW} =500 ns
t _{AW}	Address-to-Write Delay (Fig. 2)	400		500		ns ns	t _{wP} =250 ns t _{wP} =400 ns
t _{DLD}	Data-to-Write Lead Time (Fig. 2)	300		400		ns ns	t _{wp} =250 ns t _{wp} =400 ns
t _{RDLY}	Refresh Time (Fig. 3)		2		2	ms	See Note 3.
t _{CDPD}	Chip-Disable-to-Power-Down Delay (Fig. 4)	200		200		ns	See Note 1 See Note 4

DC ELECTRICAL CHARACTERISTICS

(V_{SS} = +5V \pm 5%; V_{DD} = -12V \pm 5%; 0°C \leq T_A \leq 70°C unless otherwise noted)

	PARAMETER	MK 4006P-6 MIN MAX		MK 4008P-6		UNITS	NOTES
1 1			32		32		
I _{ss} , I _{DD}	Supply Current: At T _A =0°C		02		32	mA	Output
	At T _A =70°C		27		27	mA	Open
P _{SDBY}	Power Dissipation, Standby		50		50	mW	$V_{ss}-V_{DD}=5V$; Note 1
l _{iH}	Input Current, Logic 1. Any Input	-5	+5	-5	+5	μА	$V_1 = V_{SS} - 1V$
I _{IL}	Input Current, Logic 0, Any Input	-5	+5	-5	+5	μΑ	V ₁ =0.8V
I _{OH}	Output Current, Logic 1	1.0		0.8		mA	N-4- 5
lou	Output Current, Logic 0		5		5	μA	Note 5

AC ELECTRICAL CHARACTERISTICS

 $(V_{SS} = +5V = 5\%; V_{DD} = -12V = 5\%; 0^{\circ}C \leq T_{A} \leq 70^{\circ}C$ unless otherwise noted)

	PARAMETER	MK 4	006P-6 MAX	MK 40	08P-6 MAX	UNITS	NOTES
tACCESS	Read Access Time (Fig. 1 & 1-A)		400		500	ns	Note 2
t _{CE}	Chip Enable Time (Fig. 1A & 5) Chip Disable Time (Fig. 1A & 5)		350 350		450 450	ns ns	Note 2
C	Input Capacitance, Any Input		5.0		5.0	pF	T_=25°C; V_=Vss; f=1MHz
Со	Output Capacitance		10		10	pF	$T_A = 25^{\circ}C; V_O = V_{SS} - 5V;$ f=1MHz
C _{DD}	V _{DD} Capacitance		75		75	pF	T _A = 25°C; Note 6

NOTES:

- (1) Applies to MK 4006-6 and MK 4008-6 only
- (2) Measurement Criteria


input voltage swing, all inputs 0.8V to $V_{SS}-1$

Input rise and fall times: 20 ns
Measurement point on input signals: +1.5V above ground
Measurement point on output signal: +60 mV above ground, using a load circuit of a 200 ohm resistor in parallel
with a 100 pF capacitance connected to ground.

(3) t_{RDLY} is the time between refresh cycles for a given row address


- (4) The rise time of V_{sn} must not be faster than 20 ns
- (5) Steady-state values. (Refer to Fig. 1A for clarification)
- (6) Average capacitance of the V_{00} terminal relative to the V_{55} terminal. Measured by switching the V_{00} terminal from OV to -12V with an applied $V_{55} = 5V$. Peak I_{00} is observed and the circuit replaced by a capacitance which yields the same peak current as the circuit under test

TIMING (Note 2)



READING (Fig. 1)

Reading is accomplished with the Read/ Write input held high. Data output directly follows the application of an address. As long as the address is unchanged and the chip enabled, data output will remain valid until the next refresh cycle. Input addresses can be changed as soon as output data is accessed. Any address can be applied repetitively without degrading stored data, providing that the refresh period of 2 ms is observed.



ACCESS TIME (Fig. 1-A)

Figure 1-A illustrates the measurement of access time after application of new address for the MK 4006 P and the MK 4008 P.

WRITING (Fig. 2)

Writing is accomplished by bringing the Read/Write input low with valid data present at the data input and the Chip-Enable input low (chip enabled). Following the return of the Read/Write line to a high state, new address and input data can be applied. If a read-after-write operation is desired, valid data will appear at the output within one read access time following the rising edge of the Write Pulse. Read-modify-write operation is easily achieved by delaying the Write Pulse until data has been read and modification is complete.

REFRESHING (Figs. 2 & 3))

The dynamic memory cell employed in the MK 4006 P and MK 4008 P will not store data indefinitely. Stored data must be written back into the cell at least once every 2 ms. Rewriting is accomplished internally without the need to reapply external data. This rewriting operation is called retreshing.

Refreshing of the MK 4006 P and MK 4008 P is accomplished during both write cycles and refresh cycles. During a write cycle the state of the Row Address (R,-R,) determines which of the 32 memory matrix rows will be internally refreshed. An entire row (32 bits) is refreshed during one write cycle. Since it is difficult in practice to assure that each of the 32 possible R addresses is associated with a write cycle in every 2 ms period, a separate refresh cycle is normally employed.

The refresh cycle is identical to the write cycle except that the chip is disabled while the Read/Write line is pulsed. Disabling the chip removes the data output and prevents data at the data input from being written into the memory. An entire refresh cycle consists of 32 address changes and associated write pulses, involving a total time of approximately 20 microseconds.

STANDBY MODE (Fig. 4)

Power dissipation of the MK 4006-6 P and MK 4008-6 P can be reduced below 50 mW without loss of stored data by lowering the $V_{\rm DD}$ supply voltage to system ground $(V_{\rm SS}\text{-}5V)$. Figure 4 illustrates the proper input conditions that should be observed when reducing $V_{\rm DD}$. If the standby mode is maintained as long as 2 milliseconds, the $V_{\rm DD}$ supply should be returned to -12V and a refresh cycle initiated. Read or write cycles can commence immediately following the return of $V_{\rm DD}$ to -12V

Figure 2




Figure 3






Figure 4



TIMING (Note 2)

CHIP ENABLING (Fig. 5)

The negative-going $\overline{\text{CE}}$ enables the chip, and output data becomes valid within t_{CE} time. Return of the $\overline{\text{CE}}$ input to logic 1 disables the chip; data out remains for t_{CD} time.



TESTING CONSIDERATIONS

The functional diagram (Fig. 6) indicates signal flow for selected row and column.

lected row and column.

A simplified listing of functional tests is shown in Table 1. (high = Logic 1; low = Logic 0)

Tests are performed in an address sequence which requires the maximum number of changes in the row and column decoders between addresses. Addressing Rows 0 through 31 is accomplished by using the binary equivalent of the row address. The internal organization of the memory matrix requires the logic shown in Fig. 7 for column addresses; this logic provides the necessary conversion from binary equivalent to column address.


Figure 6 1 16 15 14 C2 C3 C4 C5 1111 READ/WRITE COLUMN DECODER CE AND COL ADD BUFFER READ/WRITE - CF (NOR GATE) DRIVER 12 Dout SELECT DIN BUFFER DIN SELECT COLUMN SENSE AMPLIFIERS NWU COEUT ROW READ ADD R/W SELECT SELECTED ROW → SELECTED PATH WRITE SELECTED COLUMN

TABLE 1: FUNCTIONAL TESTS (SIMPLIFIED)

TEST DESC.	TEST SEQ.	OPER.	CHIP ENABLE	DATA INPUT	COMPARE DATA
Bit & Decoder Test	First	Write	E	Parity	
Decoder rest.	Next	Read	E		Parity
Column Shorts	First	Write	E	V-Bar	
During Disable	Next	Write	D	V-Bar	
Disable	Next	Read	E		V-Bar
Row Shorts,	First	Write	E	H-Bar	
No Read During Disable, & Max. Power	Next	Read	D	1	0
a max. rower	Next	Read	Ε	0	H-Bar
Access Time,	First	Write, Write	E	V-Bar, V-Bar	
Refresh, Write Cycle,	Next	Delay	D	0	
& Standby ¹	Next	Read	E		V-Bar
Disturb Test	First	Write Row of 1's	E	1	
	Next	Write Adj. Row with 0's	E	0	
	Next	Continue Writing Same Row for Max. Refresh Delay		0	
	Next	Read original Row of 1's	E		1

1. Test performed as shown and repeated with complementary data

Figure 7



ORDERING INFORMATION

MK 4006 P-6 1024x1 RAM/w/400 ns access time with power down MK 4008 P-6 1024x1 RAM/w/500 ns access time with power down

APPLICATION

SENSE AMPLIFIERS FOR MK 4006/4008 RAM's

Since the interface circuitry used to convert memory signals to system logic levels strongly influences system access times, this circuitry should always be designed to meet the speed and cost requirements of the particular application.

Fig. 1-A (See "Timing") is shown to assist in the design of such amplifiers. This figure shows output voltage (across a specified load) vs. time from application of new address with several points indicated where specified voltage levels are referenced to specific times. Although all the various access times vs. output current levels cannot be shown, a few guidelines are given for interpolation between the specified points.

In Fig. 1-A, the two points at $t_{\rm access}+20$ nsec give the minimum "1" level and the maximum "0" level for this particular time (80 mV and 40 mV respectively). At $t_{\rm acces}+200$ nsec, voltage levels are specified for the 90% and 10% points of the minimum "1" and maximum "0" levels.

INTERPOLATION

These interpolation guidelines are selected to give the designer a high level of confidence in his sense amplifier design.

From O to 1: This portion of the access curve can be estimated by two linear portions: (1) from the 60 mV to the 80 mV level; and (2) from the 80 mV level to 180/144 mV level


From 1 to 0: This portion of the access curve can be estimated by a semi-logarithmic plot decreasing 20 mV for each decade or 10 nsec of time added to taccess with the end points being 60 mV at 2 nsec and 20 mV at 200 nsec

EXAMPLE: Let us consider how this data can be used in a sense amplifier design utilizing the 75107/108 Dual-Line-Receiver-and-Driver.

The manufacturer's data sheet for this circuit shows us that at strobe time, three conditions of the line receiver can exist: (1) the input voltage differential can be more positive than 25 mV, resulting in a logic 1 at the output (Input differential voltage is referenced to the inverting terminal); (2) the input differential can be more negative than 25 mV, resulting in a logic O at the output; (3) the input differential is less than 25 mV (absolute value), which will result in an output of an undetermined state. In other words, the line receiver has a 50 mV "window" centered around zero, and a signal must fall outside this window to provide reliable information at the output.

The standard configuration for using the 75107/108 as a sense amp is shown in Fig. 8 with the voltage and current conventions used in this analysis.

FIG. 8: Illustrating use of 75107/108 Line Receivers as sense amplifiers for the MK 4006/4008 P.



From the worst-case access at the *chip* level, one can use the interpolation technique described above to determine maximum "0" current level [$I_{OL}(MAX)$] and the minimum "1" current level [$I_{OH}(MIN)$].

However, to use a worst-case approach to this design, in addition to the chip's characteristics, one must include in the "O" level current the effect of leakage from all outputs that are wired together. Also the input currents required by the 75107/108 (75 mA and 10 mA) must be included. Let us call this $l_{OLT}(MAX)$:

$$I_{OLT}(MAX) = I_{OLC}(MAX) + (N-1) (5 \mu A)$$
 [1] where N = number of outputs wired together

Using the maximum zero level at the line receiver input $(V_{ID} \leq -25mV = V_{ID}^-)$, the following equation is derived:

$$\begin{split} I_{OLT}(MAX) &= I_1 - I_2 + I_{IL}(MIN) \\ \text{and } I_{IL}(MIN) &= O \ \mu A \end{split} \tag{2}$$

therefore

$$I_{OLT}(MAX) = \frac{V_{ID}^{-}}{R1} + \frac{V + V_{ID}^{-}}{R2}$$
 [3]

Using the minimum "1" level at the line receiver input $(V_{ID} \ge +25 \text{ mV} = V_{ID}^+)$, the equation becomes

$$\begin{split} I_{OH}(MIN) &= I_1 - I_2 + I_{IH}(MAX) \\ \text{and } I_{IH}(MAX) &= 75 \ \mu\text{A} \end{split} \tag{4}$$

$$I_{OH}(MIN) = \frac{V_{ID}^{+}}{R1} + \frac{V + V_{ID}^{+}}{R2} + 75 \,\mu\text{A}$$
 [5]

Solving these equations ([3] and [5]) simultaneously yields R1 and R2.

As an example, assume a memory system with 4 outputs wired-ORed to a sense amplifier, requiring a chip access time of 460 nsec. Then the associated current and resistor values are:

$$I_{OLT}({\sf MAX}) = 152.3~\mu{\sf A} + 3~(5~\mu{\sf A}) \equiv 167.3~\mu{\sf A}$$

 $I_{OH}({\sf MIN}) = 511.12~\mu{\sf A}$

Therefore

$$R1 = 190 \Omega$$

 $R2 = 16.5 K\Omega$

Sense amplifiers vary from the very fast, low-threshold types to the slower, high-threshold kind. The ideal choice will depend on the application. Fig. 1-A and the guidelines in this note are intended to help the designer tailor his sense amplifier design to meet the speed and cost requirements of his particular application.

It should also be noted that a portion of the output current from the memory chip is used to charge the capacitance on the data output. If the output impedance differs greatly from the specified load, this current must also be calculated.



256x1-BIT DYNAMIC RAM

MK4007(P/N)

FEATURES


- Versatile RAM can replace any existing 1101type 256x1 MOS RAM pin for pin.
- ☐ Ion-implanted for superior performance.
- ☐ Lower power dissipation: TOTAL 370 mW max over entire temperature range.
- □ Faster access time: Typically 525 ns with V_D and V_{DD} at -9V.
- ☐ Less temperature-sensitive: specified over entire AMBIENT temperature range 0° to 75°C.
- Tight control of output sink current capabilities: made possible by use of depletion-mode transistors.
- No restrictions on address input sequence, skew, or rise and fall times.

DESCRIPTION

Ion-implantation processes used in manufacturing the Mostek MK 4007 P Random Access MOS Memory result in a low-cost device with performance exceeding other industry types over the entire temperature and voltage supply ranges. It may be used to replace any existing 1101 type RAM pin for pin.

The depletion-load ion-implantation technique allows the fabrication of both depletion and enhancement mode transistors on the same chip. The result is not only superior operating characteristics within the region usually specified for devices of this type, but also wider operational areas without severe performance degradation. For example, while specifications for this device are given for Vp and Vpp from -7 to -13.2V, Vp and Vpp may actually range from -6.5 to -15V (see DC Operating Conditions and Figure 1). Access times are improved (See Figure 2); power dissipation is reduced (see

FUNCTIONAL DIAGRAM



- ☐ Full DTL/TTL compatibility.
- \square Wide power supply range: +5V; -6.5 to -15V.

APPLICATIONS

Ideal for small buffer storage requiring low cost, superior performance, and bipolar compatibility, such as:


- Scratchpad memories
- □ Data link buffers
- □ Key-to-tape buffers
- □ Tape-to-printer buffers
- Editing memories

Figure 3) and output sink current capabilities are improved (see Figure 4). The device is less temperature-dependent (see Figures 5 and 6) and is specified over the entire ambient temperature range of 0° to 75°C .

The ion-implantation process also makes the MK 4007 P RAM fully TTL/DTL compatible at all inputs and outputs.

The 4007 P is a static memory, requiring no clocks or refreshing. Data is written into the address location by applying a logic "1" to the R/W input. Addressing the desired location, with the chip enabled and R/W at logic "0", provides a nondestructive read-out (NDRO) of true and complement data. A "Chip Select" allows output buffers to be opencircuited during disable time for wire ORing. All inputs are protected against static charge accumulation.

PIN CONNECTIONS



ABSOLUTE MAXIMUM RATINGS

Voltage on Any Terminal Relative to VCC	
Operating Temperature Range (Ambient)0°C to +75°C	:
Storage Temperature Range (Ambient) Ceramic	
Storage Temperature Range (Ambient) Plastic	;

DC OPERATING CONDITIONS

(Ambient Temperature Range: 0°C to +75°C)

		PARAMETER	MIN	TYP	MAX	UNITS	COMMENTS
POWER	V _{CC} V _{DD} V _D	Supply Voltage Supply Voltage Supply Voltage	4.75 -6.5 -6.5	5.0 -9.0 -9.0	5.25 -15.0 -15.0	v v v	See Fig. 1 for V _D , V _{DD} differential
INPUTS	V _{IL} V _{IH}	Logic "0" Voltage, any input Logic "1" Voltage, any input	V _{cc} -2.0	0 V _{cc}	+0.8 V _{cc} +0.3	V V	

ELECTRICAL CHARACTERISTICS

(Ambient Temperature Range: 0°C to +75°C. V $_{\rm CC}=+5$ V $\pm5\%$; V $_{\rm D}=$ V $_{\rm DD}=-7$ V to -13.2 V, unless otherwise specified.)

		PARAMETER	MIN	TYP(1)	MAX	UNITS	CONDITIONS
~	I _D I _{DD} P _D	Supply Current, V _D Supply Current, V _{DD} Power Dissipation, Total		8.0 4.0 170	16 9 370	mA mA mW	$V_D = V_{DD} = -9V \pm 5\%$ Outputs open-circuited.
POWER	I _D I _{DD} P _D	Supply Current, V _D Supply Current, V _{DD} Power Dissipation, Total			19 10 535	mA mA mW	$V_{D} = V_{DD} = -13.2 \text{ V}$ $V_{CC} = +5.25 \text{ V}$ Outputs open-circuited.
	P _{SDBY}	Power Dissipation, Standby		30	75	mW	$V_{D} = V_{CC}; V_{DD} = -9V \pm 5\%$
2	I _{I(L)}	Input Leakage Current			1.0	μA	V _{IN} = 0 V, T _A = 25°C
INPUTS	C _{IN}	Input Capacitance, Any Logic Input Capacitance, V _D Power Supply		7 35	10	pF pF	T _A = 25°C, F. meas. = 1 MHz; Tested input = V _{cc}
OUTPUTS	I _{OL}	Output Current, Logic "0" Output Current, Logic "1" Output Clamp Current, Logic "0"	3.2 –1.0	5.6 -4.2	8.0	mA mA mA	$V_o = +0.40 \text{ V}$ $V_o = +2.6 \text{ V}$ $V_o = -1.0 \text{ V}$
9	I _{O(L)}	Output Leakage Current			1.0	μ A	$V_o = V_{cc} - 5V$; $\overline{CS} = \text{Logic 1}$; $T_A = 25^{\circ}\text{C}$.
	Соит	Output Capacitance		7	10	pF	T _A = 25°C; F meas. = 1 MHz; V _O = V _{CC}

NOTES:

(1) Typical values at $V_{CC}=+5$ V, $V_{D}=V_{DD}=-9.0$ V*, $T_{A}=25$ °C. (*Except Standby Power)

TIMING


(Ambient Temperature Range: 0°C to 75°C; $V_{CC}=+5$ V $\pm5\%$; $V_{D}=V_{DD}=-7$ V to -13.2 V, unless otherwise specified. See Notes 1 and 2.)


	-	PARAMETER	MIN	TYP	MAX	UNITS	
OPERATING	t _{wc} t _{wd} t _{wp}	Write Cycle Time Write Set-up Delay Write Pulse Width Data Lead Time	700 300 400 300			ns ns ns	
OPE	t _{dig} t _{cw}	Data Lag Time Chip Select Pulse Width	0 400	505	000	ns ns	V V 0V 50/
CHAR.	t _{ACC}	Access Time Read Cycle Time		525	900 800	ns ns	$V_{D} = V_{DD} = -9V \pm 5\%$. (See Note 3.)
	t _{ACC}	Access Time Read Cycle Time			1.0 900	μs ns	$V_{\rm D} = V_{\rm DD} = -7V \text{ to } -13.2V.$ (See Note 3.)
DYNAMIC	t _{OH} t _{CSE} t _{CSD}	Data Output Hold Time Chip-Select-to-Output Enable Chip-Select-to-Output Disable	100		300 300	ns ns ns	


NOTES:


- All measurements to the 1.5 V level; inputs for test are 0 to 5 V and ≤10 ns rise and fall times; output is loaded with 1 TTL and approx. 20 pF.
- (2) R/W should be brought to logical "0" whenever address bits are changed; however, there are no restrictions on rise and fall times of address bits, nor on the sequence (or skew) of address bit changes.
- (3) Read Cycle may be "pipe-lined," i.e., the minimum hold time (toH) may be subtracted from the maximum access time (tACC).

TIMING









READ CYCLE

Reading is accomplished with R/W (Read/Write) and CS (Chip Select) at logical "0."

NOTE: $\overline{\text{CS}}$ logical "1" overlap time shown must be 300 ns (max t_{CSE}) less than the desired access time; e.g., if desired access time $t_{\text{ACC}}=1.2~\mu\text{s}$, then $\overline{\text{CS}}$ should go to logical "0" no later than 900 ns following address change.

WRITE CYCLE

Writing is accomplished with R/W at logical "1" and \overline{CS} at logical "0." \overline{CS} at logical "1" may overlap the address change as much as 50 ns. R/W may be taken to logical "0" coincidentally with an address change, but should not overlap an address change while in the logical "1" state.

CHIP SELECT

Chip Select at logical "1" causes the normal push-pull output buffers to be open-circuited for purposes of wire-ORing. The Chip Select may be used to access the memory at a faster rate by maintaining a constant address and selecting individual chips with the Chip Select input.

POWER SWITCHING

During standby operation the MK 4007 P will dissipate only 30 mW of power (typically) if the peripheral power supply, V_D , is reduced to V_{CC} . The R/W input may be maintained at logical "0" or "1"; however, if R/W is at logical "1," Chip Select should also be logical "1" (to disable chip during standby operation). With the return of power, either read or write cycles may commence as described above.

TYPICAL PERFORMANCE CURVES









FIG. 4: OUTPUT CURRENT VS OUTPUT VOLTAGE



















256x1-BIT DYNAMIC RAM

MK4007(P/N)-4


FEATURES

- □ Low-cost 256x1 RAM in 16-pin package.
- Identical with Mostek's MK 4007 P in all specifications except output current

DESCRIPTION

This economical version of Mostek's 256x1 bit RAM is identical with the MK 4007 P in all electrical characteristics except output current. Performance, operating conditions, timing characteristics, package, and all other specifications are identical with the MK 4007 P. See the MK 4007 P Data Sheet for additional information.

FUNCTIONAL DIAGRAM



ELECTRICAL CHARACTERISTICS

(Ambient Temperature Range: 0°C to +75°C, $V_{CC}=+5$ V $\pm5\%$; $V_{D}=V_{DD}=-7$ V to -13.2 V, unless otherwise specified.)

		PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS
Œ	I _D I _{DD} P _D	Supply Current, V _D Supply Current, V _{DD} Power Dissipation, Total		8.0 4.0 170	16 9 370	mA mA mW	$V_D = V_{DD} = -9 \text{ V } \pm 5\%$ Outputs open-circuited.
POWER	I _D I _{DD} P _D	Supply Current, V _D Supply Current, V _{DD} Power Dissipation, Total			19 10 535	mA mA mW	$V_D = V_{DD} = -13.2 \text{ V}$ $V_{CC} = +5.25 \text{ V}$ Outputs open-circuited.
	P _{SDBY}	Power Dissipation, Standby		30	75	mW	$V_{D} = V_{CC}; V_{DD} = -9V \pm 5\%$
2	I _{I(L)}	Input Leakage Current			1.0	μА	$V_{IN} = O V, T_A = 25^{\circ}C$
INPUTS	C _{IN}	Input Capacitance, Any Logic Input Capacitance, V _D Power Supply		7 3 5	10	pF pF	T _A = 25°C, F. Meas. = 1 MHz; Tested input = V _{CC}
UTS	I _{OH}	Output Current, Logic "0": @ T _A = 25°C Output Current, Logic "0": @ T _A = 70°C Output Current, Logic "1" Output Clamp Current, Logic "0"	3.0 2.0 -1.0	5.6 -4.2	8.0	mA mA mA	$\begin{array}{c} V_{O} = +0.40 \ V \\ V_{O} = +0.40 \ V \\ V_{O} = +0.40 \ V \\ V_{O} = +2.6 \ V \\ V_{O} = -1.0 \ V \\ \end{array} \right) \begin{array}{c} V_{CC} = 5.0 \ V \pm 5\% \\ V_{D} = V_{DD} = -9.0 \ V \\ \pm 10\% \end{array}$
OUTPUTS	I _{O(L)}	Output Leakage Current			1.0	μА	$V_o = V_{cc} - 5V; \overline{CS} = \text{Logic 1};$ $T_A = 25^{\circ}\text{C}.$
	Соит	Output Capacitance		7	10	pF	T _A = 25°C; F meas. = 1 MHz; V _o = V _{cc}

NOTES:

(1) Typical values at $V_{CC}=+5$ V, $V_{D}=V_{DD}=-9.0$ V*, $T_{A}=25^{\circ}$ C. (*Except Standby Power)



4096x1-BIT DYNAMIC RAM

MK4027(J/N)-1/2/3

FEATURES

- ☐ Industry standard 16-pin DIP (MK 4096) configuration
- 120ns access time, 320ns cycle (MK4027-1)
 150ns access time, 320ns cycle (MK4027-2)
 200ns access time, 375ns cycle (MK4027-3)
- \Box ±10% tolerance on all supplies (+12V, ±5V)
- \square ECL compatible on V_{BB} power supply (-5.7V)
- □ Low Power: 462mW active (max) 27mW standby (max)

- ☐ Improved performance with "gated CAS", "RAS only" refresh and page mode capability
- ☐ All inputs are low capacitance and TTL compatible
- ☐ Input latches for addresses, chip select and data in
- ☐ Three-state TTL compatible output
- ☐ Output data latched and valid into next cycle


DESCRIPTION

The MK 4027 is a 4096 word by 1 bit MOS random access memory circuit fabricated with MOSTEK's N-channel silicon gate process. This process allows the MK 4027 to be a high performance state-of-the-art memory circuit that is manufacturable in high volume. The MK 4027 employs a single transistor storage cell utilizing a dynamic storage technique and dynamic control circuitry to achieve optimum performance with low power dissipation.


A unique multiplexing and latching technique for the address inputs permits the MK 4027 to be packaged in a standard 16-pin DIP on 0.3 in. centers. This package size provides high system-bit densities and is compatible with widely available automated testing and insertion equipment.

System oriented features include direct interfacing capability with TTL, only 6 very low capacitance address lines to drive, on-chip address and data registers which eliminates the need for interface registers, input logic levels selected to optimize noise immunity, and two chip select methods to allow the user to determine the appropriate speed/power characteristics of his memory system. The MK 4027 also incorporates several flexible operating modes. In addition to the usual read and write cycles, readmodify write, page-mode, and RAS-only refresh cycles are available with the MK 4027. Page-mode timing is very useful in systems requiring Direct Memory Access (DMA) operation.

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



PIN NAMES

1E33 HALO IS
MN ADDRESS STROBE
SELECT
. IN
OUT
ADDRESS STROBE

ADDRESS INDUTS

WRITE READ/WRITE INPUT

VBB POWER (-5V)

VCC POWER (+5V)

VDD POWER (+ 12V)

VSS GROUND

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to VBB −0.5V to +20V	
Voltage on VDD, VCC relative to VSS1.0V to +15V	*Stresses greater "Absolute Maxin
$V_{BB}-V_{SS}$ ($V_{DD}-V_{SS} > 0$)	permanent dama
Operating temperature, TA (Ambient) 0°C to + 70°C	a stress rating or tion of the devi
Storage temperature (Ambient)(Ceramic)65°C to + 150°C	conditions above operating section
Storage temperature (Ambient) (Plastic)55°C to + 125°C	is not implied. maximum rating
Short circuit output current50mA	periods may a
Power dissipation	

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS 4

 $(0^{\circ}C \leq T_A \leq 70^{\circ}C)^{-1}$

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V_{DD}	Supply Voltage	10.8	12.0	13.2	volts	2
VCC	Supply Voltage	4.5V	5.0	5.5	volts	2,3
V _{SS}	Supply Voltage	0	0	0	volts	2
V _{BB}	Supply Voltage	-4.5	-5.0	5.7	volts	2
VIHC	Logic 1 Voltage, RAS, CAS, WRITE	2.4		7.0	volts	2
VIH	Logic 1 Voltage, all inputs except RAS, CAS, WRITE	2.2		7.0	volts	2
VIL	Logic 0 Voltage, all inputs	-1.0		.8	volts	2

DC ELECTRICAL CHARACTERISTICS 4

 $(0^{\circ}C \leq T_{A} \leq 70^{\circ}C)^{1}$ $(V_{DD} = 12.0V \pm 10\%; V_{CC} = 5.0V \pm 10\%; V_{SS} = 0V; -5.7V \leq V_{BB} \leq -4.5V)$

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
I _{DD1}	Average V _{DD} Power Supply Current			35	mA	5
I _{DD2}	Standby V _{DD} Power Supply Current			2	mA	8
IDD3	Average VDD Power Supply Current during "RAS only" cycles			25	mA	
Icc	V _{CC} Power Supply Current				mA	6
I _{BB}	Average VBB Power Supply Current			150	μΑ	
II(L)	Input Leakage Current (any input)			10	μΑ	7
IO(L)	Output Leakage Current			10	μΑ	8,9
Vон	Output Logic 1 Voltage @ IOUT = -5mA	2.4			volts	
VOL	Output Logic 0 Voltage @ IOUT = 3.2mA			0.4	volts	

NOTES

- T_A is specified for operation at frequencies to t_{RC} ≥ t_{RC} (min), Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible provided that all AC parameters are met. See figure 2 for derating curve.
- 2. All voltages referenced to VSS.
- 3. Output voltage will swing from VSS to VCC when enabled, with no output load. For purposes of maintaining data in standby mode, VCC may be reduced to VSS without affecting refresh operations or data retention. However, the VOH (min) specification is not guaranteed in this mode.
- Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- Current is proportional to cycle rate, I_{DD1} (max) is measured at the cycle rate specified by t_{RC} (min). See figure 1 for I_{DD1} limits at other cycle rates

- 6. I_{CC} depends on output loading. During readout of high level data V_{CC} is connected through a low impedance (135 $^\circ$ typ) to Data Out. At all other times I_{CC} consists of leakage currents only.
- 7. All device pins at 0 volts except V_{BB} which is at -5 volts and the pin under test which is at +10 volts.
- Output is disabled (high-impedance) and RAS and CAS are both at a logic 1. Transient stabilization is required prior to measurement of this parameter.
- 9. $0V \leqslant V_{OUT} \leqslant + 10V$.
- 10. Effective capacitance is calculated from the equation:

$$C = \frac{\Delta Q}{\Delta V}$$
 with $\Delta V = 3$ volts.

11. A.C. measurements assume $t_T = 5ns$.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (4, 11, 17)

 $\underline{(0^{\circ}\,\text{C} \leqslant \,\text{T}_{A} \leqslant 70^{\circ}\,\text{C})\text{1}\,(\text{V}_{DD} = 12.0\text{V} \pm \,10\%,\,\text{V}_{CC} = 5.0\text{V} \pm \,10\%,\,\text{V}_{SS} = 0\text{V}, -5.7\text{V} \leqslant \text{V}_{BB} \leqslant -4.5\text{V}\,)}$

		~							
		MK	4027-1	MK	4027-2	MK	4027-3		
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
tRC	Random read or write cycle time	320		320		375		ns	12
tRWC	Read write cycle time	320		320		375		ns	12
tRMW	Read modify write cycle time	320		320		405		ns	12
tPC	Page mode cycle time	160		170		225		ns	12
tRAC	Access time from row address strobe		120		150		200	ns	13, 15
tCAC	Access time from column address strobe		80		100		135	ns	14, 15
tOFF	Output buffer turn-off delay		35		40		50	ns	
tRP	Row address strobe precharge time	100		100		120		ns	-
tRAS	Row address strobe pulse width	120	10,000	150	10,000	200	10,000	ns	
tRSH	Row address strobe hold time	80		100	1.	135		ns	
tCAS	Column address strobe pulse width	80		100	,	135		ns	
tCSH	Column address strobe hold time	120		150		200		ns	
tRCD	Row to column strobe delay	15	40	20	50	25	65	ns	16
tASR	Row address set-up time	0		0		0		ns	
tRAH	Row address hold time	15		20		25		ns	
tASC	Column address set-up time	-5		-10		-10		ns	0.000
tCAH	Column address hold time	40		45		55		ns	
^t AR	Column address hold time referenced to RAS	80		95		120		ns	
tCSC	Chip select set-up time	0		-10		-10		ns	
^t CH	Chip select hold time	40		45		55		ns	
tCHR	Chip select hold time referenced to RAS	80		95		120		ns	
tΤ	Transition time (rise and fall)	3	35	3	35	3	50	ns	17
tRCS	Read command set-up time	0		0		0		ns	
tRCH	Read command hold time	0		0		0		ns	
tWCH	Write command hold time	40		45		55		ns	
tWCR	Write command hold time referenced to RAS	80		95		120		ns	
tWP	Write command pulse width	40		45		55		ns	
tRWL	Write command to row strobe lead time	50		50		70		ns	
^t CWL	Write command to column strobe lead time	50		50		70		ns	
tDS	Data in set-up time	0		0		0		ns	18
tDH	Data in hold time	40		45		55		ns	18
^t DHR	Data in hold time referenced to RAS	80		95		120		ns	
tCRP	Column to row strobe precharge time	0		0		0		ns	
tCP	Column precharge time	60		60		08		ns	
tRFSH	Refresh period		2		2		2	ms	
twcs	Write command set-up time	0		0	,,	0		ns	19
tCWD	CAS to WRITE delay	60		60		80		ns	19
tRWD	RAS to WRITE delay	100		110		145		ns	19
tDOH	Data out hold time	10		10		10		μs	

Notes Continued

- 12. The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0° C \leq T_A \leq 70°C) is assured. See figure 2 for derating curve.
- 13. Assumes that t_{RCD} ≤ t_{RCD} (max).
- 14. Assumes that $t_{RCD} \geqslant t_{RCD}$ (max).
- 15. Measured with a load circuit equivalent to 2 TTL loads and 100pF
- 16. Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_C/C.
- V_{IHC} (min) or V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IHC} or V_{IH} and V_{IL}.
- These parameters are referenced to CAS leading edge in random write cycles and to WRITE leading edge in delayed write or readmodify-write cycles.
- 19. twcs. tcwp, and tpwp are restrictive operating parameters in a read/write or read/modify/write cycle only. If twcs ≥ twcs(min), the cycle is an early write cycle and Data Out will contain the data written into the selected cell. If tcwp ≥ tcwp (min) and tpwp ≥ tpwp (min), the cycle is a read-write cycle and Data Out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of Data Out (at access time) is indeterminate.

AC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}\text{C} \leqslant \text{T}_{A} \leqslant 70^{\circ}\text{C}) \ (\text{V}_{DD} = 12.0\text{V} \pm 10\%; \text{V}_{SS} = 0\text{V}; -5.7\text{V} \leqslant \text{V}_{BB} \leqslant -4.5\text{V})$

	PARAMETER	TYP	MAX	UNITS	NOTES
C 11	Input Capacitance (A0-A5), DIN, CS	4	5	pF	10
C 12	Input Capacitance RAS, CAS, WRITE	8	10	pF	10
C ₀	Output Capacitance (DOUT)	5	7	pF	8,10






Figure 1. Maximum I_{DD1} versus cycle rate for device operation at extended frequencies.







Figure 2. Maximum ambient temperature versus cycle rate for extended frequency operation.






READ-WRITE / READ-MODIFY-WRITE CYCLE




"RAS ONLY" REFRESH CYCLE




Pout VoH - VoL -

NOTE: DOUT remains unchanged from previous cycle.

PAGE MODE READ CYCLE







ADDRESSING

The 12 address bits required to decode 1 of the 4096 cell locations within the MK 4027 are multiplexed onto the 6 address inputs and latched into the on-chip address latches by externally applying two negative going TTL level clocks. The first clock, the Row Address Strobe (RAS), latches the 6 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 6 column address bits plus Chip Select (CS) into the chip. The internal circuitry of the MK 4027 is designed to allow the column information to be externally applied to the chip before it is actually required. Because of this, the hold time requirements for the input signals associated with the Column Address Strobe are also referenced to RAS. However, this gated CAS feature allows the system designer to compensate for timing skews that may be encountered in the multiplexing operation. Since the Chip Select signal is not required until CAS time, which is well into the memory cycle, its decoding time does not add to system access or cycle time.

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and CAS while RAS is active. The later of the signals (WRITE or CAS) to make its negative transition is the strobe for the Data In register. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is brought low prior to CAS, the Data In is strobed by CAS, and the set-up and hold times are referenced to CAS. If the data input is not available at CAS time or if it is desired that the cycle be a read-write cycle, the WRITE signal must be delayed until after CAS. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than to CAS. (To illustrate this feature, Data In is referenced to WRITE in the timing diagram depicting the read-write and page mode write cycles while the "early write" cycle diagram shows Data In referenced to CAS.) Note that if the chip is unselected (CS high at CAS time) WRITE commands are not executed and, consequently, data stored in the memory is unaffected.

Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cycle in which CAS is active. Data read from the selected cell will be available at the output within the specified access time.

DATA OUTPUT LATCH

Any change in the condition of the Data Out Latch is initiated by the CAS signal. The output buffer is not affected by memory (refresh) cycles in which only the RAS signal is applied to the MK 4027.

Whenever CAS makes a negative transition, the output will go unconditionally open-circuited, independent of the state of any other input to the chip. If the cycle in progress is a read read-modify-write, or a delayed write cycle and the chip is selected, then the output latch and buffer will again go active and at access time will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. If the cycle in progress is a write cycle (WRITE active low before CAS goes low) and the chip is selected, then at access time the output latch and buffer will contain the input data. Once having gone active, the output will remain valid until the MK 4027 receives the next CAS negative edge. Intervening refresh cycles in which a RAS is received (but no CAS) will not cause valid data to be affected. Conversely, the output will assume the open-circuit state during any cycle in which the MK 4027 receives a CAS but no RAS signal (regardless of the state of any other inputs). The output will also assume the open circuit state in normal cycles (in which both RAS and CAS signals occur) if the chip is unselected.

The three-state data output buffer presents the data output pin with a low impedance to VCC for a logic 1 and a low impedance to VSS for a logic 0. The output resistance to VCC (logic 1 state) is $420\,\Omega$ maximum and $135\,\Omega$ typically. The output resistance to VSS (logic 0 state) is $125\,\Omega$ maximum and $35\,\Omega$ typically. The separate VCC pin allows the output buffer to be powered from the supply voltage of the logic to which the chip is interfaced. During battery standby operation, the VCC pin may have power removed without affecting the MK 4027 refresh operation. This allows all system logic except the RAS timing circuitry and the refresh address logic to be turned off during battery standby to conserve power.

REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 64 row addresses within each 2 millisecond time interval. Any cycle in which a RAS signal occurs, accomplishes a refresh operation. A read cycle will refresh the selected row, regardless of the state of the Chip Select (CS) input. A write or read-modify-write cycle also refreshes the selected row, but the chip should be unselected to prevent writing data into the selected cell. If, during a refresh cycle, the MK 4027 receives a RAS signal but no CAS signal, the state of the output will not be affected. However, if "RAS-only" refresh cycles (where RAS is the only signal applied to the chip) are continued for extended periods, the output buffer may eventually lose proper data and go open-circuit. The output buffer will regain activity with the first cycle in which a CAS signal is applied to the chip.

POWER DISSIPATION/STANDBY MODE

Most of the circuitry used in the MK 4027 is dynamic and most of the power drawn is the result of an address strobe edge. Because the power is not drawn during the whole time the strobe is active, the dynamic power is a function of operating frequency rather than active duty cycle. Typically, the power is 170mW at 1 μ sec cycle rate for the MK 4027 with a worse case power of less than 470mW at 320nsec cycle time. To minimize the overall system power, the Row Address Strobe (RAS) should be decoded and supplied to only the selected chips. The CAS must be supplied to all chips (to turn off the unselected output). Those chips that did not receive a RAS, however, will not dissipate any power on the CAS edges, except for that required to turn off the outputs. If the RAS signal is decoded and supplied only to the selected chips, then the Chip Select (CS) input of all chips can be at a logic 0. The chips that receive a CAS but no RAS will be unselected (output open-circuited) regardless of the Chip Select input. For refresh cycles, however, either the CS input of all chips must be high or the CAS input must be held high to prevent several "wire-OR'd" outputs from turning on with opposing force. Note that the MK 4027 will dissipate considerably less power when the refresh operation is accomplished with a "RAS-only" cycle as opposed to a normal RAS/CAS memory cycle.

PAGE MODE OPERATION

The "Page Mode" feature of the MK 4027 allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and keeping the RAS signal at a logic 0 throughout all successive memory cycles in which the row address is common.

This "page mode" of operation will not dissipate the power associated with the negative going edge of RAS. Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times. The chip select input (CS) is operative in page mode cycles just as in normal cycles. It is not necessary that the chip be selected during the first operation in a sequence of page cycles. Likewise, the CS input can be used to select or disable any cycle(s) in a series of page cycles. This feature allows the page boundary to be extended beyond the 64 column locations in a single chip. The page boundary can be extended by applying RAS to multiple 4K memory blocks and decoding CS to select the proper block.


POWER UP


The MK 4027 requires no particular power supply sequencing so long as the Absolute Maximum Rating Conditions are observed. However, in order to insure compliance with the Absolute Maximum Ratings, MOSTEK recommends sequencing of power supplies such that VBB is applied first and removed last. VBB should never be more positive than VSS when power is applied to VDD.


Under system failure conditions in which one or more supplies exceed the specified limits significant additional margin against catastrophic device failure may be achieved by forcing RAS and Data Out to the inactive state.


After power is applied to the device, the MK 4027 requires several cycles before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.


TYPICAL DEVICE CHARACTERISTICS


































4096x 1-BIT DYNAMIC RAM

MK4027(J/N)-4

FEATURES

- ☐ Industry standard 16-pin DIP (MK 4096) configuration
- □ 250ns access time, 380ns cycle
- \Box ±10% tolerance on all supplies (+12V, ±5V)
- \square ECL compatible on V_{BB} power supply (-5.7V)
- □ Low Power: 462mW active (max) 27mW standby (max)

- ☐ Improved performance with "gated CAS", "RAS only" refresh and page mode capability
- ☐ All inputs are low capacitance and TTL compatible
- ☐ Input latches for addresses, chip select and data in
- ☐ Three-state TTL compatible output
- ☐ Output data latched and valid into next cycle


DESCRIPTION

The MK 4027 is a 4096 word by 1 bit MOS random access memory circuit fabricated with MOSTEK's N-channel silicon gate process. This process allows the MK 4027 to be a high performance state-of-the-art memory circuit that is manufacturable in high volume. The MK 4027 employs a single transistor storage cell utilizing a dynamic storage technique and dynamic control circuitry to achieve optimum performance with low power dissipation.


A unique multiplexing and latching technique for the address inputs permits the MK 4027 to be packaged in a standard 16-pin DIP on 0.3 in. centers. This package size provides high system-bit densities and is compatible with widely available automated testing and insertion equipment.

System oriented features include direct interfacing capability with TTL, only 6 very low capacitance address lines to drive, on-chip address and data registers which eliminates the need for interface registers, input logic levels selected to optimize noise immunity, and two chip select methods to allow the user to determine the appropriate speed/power characteristics of his memory system. The MK 4027 also incorporates several flexible operating modes. In addition to the usual read and write cycles, readmodify write, page-mode, and RAS-only refresh cycles are available with the MK 4027. Page-mode timing is very useful in systems requiring Direct Memory Access (DMA) operation.

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



PIN NAMES

A₀-A₅ ADDRESS INPUTS
CAS COLUMN ADDRESS STROBE
CS CHIP SELECT

D_{IN} DATA IN
DOLLT DATA OUT

GROUND

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to VBB0.5V to +20V
Voltage on VDD, VCC relative to VSS1.0V to +15V
$V_{BB}-V_{SS}$ ($V_{DD}-V_{SS} > 0$)
Operating temperature, TA (Ambient) 0°C to + 70°C
Storage temperature (Ambient)(Ceramic)65°C to + 150°C
Storage temperature (Ambient)(Plastic)55°C to + 125°C
Short Circuit Output Current50mA
Power dissipation

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS 4

 $(0^{\circ}C \leq T_{\Delta} \leq 70^{\circ}C)^{-1}$

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V_{DD}	Supply Voltage	10.8	12.0	13.2	volts	2
Vcc	Supply Voltage	4.5V	5.0	5.5	volts	2,3
V _{SS}	Supply Voltage	0	0	0	volts	2
V _{BB}	Supply Voltage	-4.5	-5.0	-5.7	volts	2
VIHC	Logic 1 Voltage, RAS, CAS, WRITE	2.4		7.0	volts	2
VIH	Logic 1 Voltage, all inputs except RAS, CAS, WRITE	2.2		7.0	volts	2
VIL	Logic O Voltage, all inputs	-1.0		.8	volts	2

DC ELECTRICAL CHARACTERISTICS 4

 $(0^{\circ}\text{C} \le \text{TA} \le 70^{\circ}\text{C})^{1} \text{ (VDD} = 12.0\text{V} \pm 10\%; \text{VCC} = 5.0\text{V} \pm 10\%; \text{VSS} = 0\text{V}; -5.7\text{V} \le \text{V}_{BB} \le -4.5\text{V})$

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
DD1	Average VDD Power Supply Current			35	mA	5
I _{DD2}	Standby V _{DD} Power Supply Current			2	mA	8
IDD3	Average VDD Power Supply Current during "RAS only" cycles			25	mA	
ICC	V _{CC} Power Supply Current				mA	6
IBB	Average VBB Power Supply Current			150	μΑ	
II(L)	Input Leakage Current (any input)			10	μΑ	7
IO(L)	Output Leakage Current			10	μΑ	8,9
VOH	Output Logic 1 Voltage @ IOUT = -5mA	2.4			volts	
VOL	Output Logic 0 Voltage @ IOUT = 3.2mA			0.4	volts	

NOTES

- 1. T_A is specified for operation at frequencies to $t_{RC} \ge t_{RC}$ (min).
- 2. All voltages referenced to $V_{\mbox{\scriptsize SS}}.$
- Output voltage will swing from VSS to VCC when enabled, with
 no output load. For purposes of maintaining data in standby mode,
 VCC may be reduced to VSS without affecting refresh operations or
 data retention. However, the VOH (min) specification is not
 guaranteed in this mode.
- Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- Current is proportional to cycle rate. I_{DD1} (max) is measured at the cycle rate specified by t_{RC} (min). See figure 1 for I_{DD1} limits at other cycle rates.
- 6. I $_{CC}$ depends on output loading. During readout of high level data V_{CC} is connected through a low impedance (135 $^{\Omega}$ typ) to Data Out. At all other times I $_{CC}$ consists of leakage currents only.
- 7. All device pins at 0 volts except V_{BB} which is at -5 volts and the pin under test which is at +10 volts.
- Output is disabled (high-impedance) and RAS and CAS are both at a logic 1. Transient stabilization is required prior to measurement of this parameter.
- 10. Effective capacitance is calculated from the equation:

$$C = \frac{\triangle Q}{\triangle V}$$
 with $\triangle V = 3$ volts.

11. A.C. measurements assume $t_T = 5$ ns.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS $^{(4, 11, 17)}$ (0° C \leqslant TA \leqslant 70° C)1 (VDD = 12.0V \pm 10%, VCC = 5.0V \pm 10%, VSS = 0V, -5.7V \leqslant VBB \leqslant -4.5V)

PARAMETER			MK4	027-4		<u> </u>
Figure Read write cycle time 470		PARAMETER	MIN	MAX	UNITS	NOTES
RMW Read modify write cycle time	tRC	Random read or write cycle time	380		ns	
FRMW Read modify write cycle time 470 ns For Page mode cycle time 285 ns FRAC Access time from row address strobe 165 ns FRAC Access time from column address strobe 165 ns FRAC Access time from column address strobe 165 ns FRAC Access time from column address strobe 165 ns FRAC Access time from column address strobe 165 ns FRAC Access time from column address strobe 165 ns FRAC Access time from column address strobe 120 ns FRAC Row address strobe pulse width 120 ns FRAC Row address strobe pulse width 165 ns FRAC Row address strobe pulse width 165 ns FRAC Column address strobe pulse width 165 ns FRAC Row address strobe pulse width 165 ns FRAC Column address strobe pulse width 165 ns FRAC Read command hold time 160 ns FRAC Read command hold time 160 ns FRAC Read command hold time 160 ns FRAC Read command pulse width 165 ns 18 FRAC Write command pulse width 160 ns FRAC Read command hold time 160 ns FRAC Read command hold time 160 ns FRAC Read command hold time 160 ns FRAC	tRWC	Read write cycle time	395		ns	
Page mode cycle time 285	^t RMW	Read modify write cycle time	470		ns	
RAC Access time from row address strobe 250 ns 13.15 CAC Access time from column address strobe 165 ns 14.15 COFF Output buffer turn-off delay 0 60 ns RAF Row address strobe precharge time 120 ns RAS Row address strobe pulse width 250 10,000 ns RAS Row address strobe pulse width 250 10,000 ns RAS Row address strobe pulse width 250 10,000 ns RAS Row address strobe pulse width 165 ns CAS Column address strobe byte width 165 ns COS Column address strobe byte width 165 ns RCD Row to column strobe delay 35 85 ns 16 RASR Row address strobe byte width 0 ns RASR Row address strobe byte width 0 ns RASR Row address strobe time 0 ns RASC Column address set-up time 0 ns RASC Column address set-up time 10 ns RASC Column address strobe time 75 ns RASC Column address brold time referenced to RAS 160 ns RASC Column address brold time referenced to RAS 160 ns RASC Column address brold time referenced to RAS 160 ns RASC Column address brold time referenced to RAS 160 ns RASC COlumn address brold time referenced to RAS 160 ns RASC COlumn address brold time referenced to RAS 160 ns RASC COlumn time (rise and fall) ns 17 RACC Read command hold time 75 ns 18 RASC COlumn time (rise and fall) ns	tRMW	Read modify write cycle time	470		ns	
CAC Access time from column address strobe 165 ns 14,15 IOFF Output buffer turn-off delay 0 60 ns IRP Row address strobe precharge time 120 ns IRAS Row address strobe pulse width 250 10,000 ns IRSH Row address strobe pulse width 165 ns ICAS Column address strobe buld time 250 ns ICAS Column address strobe hold time 250 ns IRCD Row to column strobe delay 35 85 ns IRCD Row address strobe hold time 35 85 ns 16 IASR Row address strobe hold time 35 85 ns 16 IRCD Row address strobe hold time 35 85 ns 16 IRCD Row address strobe hold time 35 85 ns 16 IRCD Row address strobe pulse width 35 85 ns 16 IRCD Row address strobe pulse width	tPC	Page mode cycle time	285		ns	
TOFF Output buffer turn-off delay 0 60 ns IRP Row address strobe precharge time 120 ns IRAS Row address strobe pulse width 250 10,000 ns IRSH Row address strobe pulse width 165 ns IRCD Column address strobe pulse width 165 ns ICAS Column address strobe pulse width 165 ns IRCD Row address strobe pulse width 165 ns IRCD Row to column strobe delay 35 85 ns 16 IRCD Row to column strobe delay 35 85 ns 16 IRAR Row address set-up time 0 ns 16 ns IRAH Row address set-up time 75 ns 16 ns ICAH Column address set-up time 75 ns 16 ns <td>tRAC</td> <td>Access time from row address strobe</td> <td></td> <td>250</td> <td>ns</td> <td>13,15</td>	tRAC	Access time from row address strobe		250	ns	13,15
IRP Row address strobe precharge time 120 ns IRAS Row address strobe pulse width 250 10,000 ns IRSH Row address strobe pulse width 165 ns ICAS Column address strobe pulse width 165 ns ICASH Column address strobe pulse width 165 ns IRCD Row to column strobe delay 35 85 ns 16 IRCD Row to column strobe delay 35 85 ns 16 IASC Column address set-up time 0 ns 16 ns IRAH Row address set-up time -10 ns 10 10 ns 10 10 ns	tCAC	Access time from column address strobe		165	ns	14,15
IRAS Row address strobe pulse width 250 10,000 ns IRSH Row address strobe hold time 165 ns ICAS Column address strobe pulse width 165 ns ICSH Column address strobe hold time 250 ns IRCD Row to column strobe delay 35 85 ns IRCD Row address strobe hold time 0 ns IRAH Row address strobe time 0 ns IRAH Row address strobe time 0 ns IRAH Row address strobe delay 35 85 ns IRAH Row address strobe belaty 35 85 ns IRAD Column address strobe belaty 35 85 ns IRAH Row address strobe belaty 10 ns ICAH Column address shold time 75 ns ICAH Column address shold time 75 ns ICH Chip select set-up time -10 ns ICH Chip select set	tOFF	Output buffer turn-off delay	0	60	ns	
IRSH Row address strobe hold time 165 ns ICAS Column address strobe pulse width 165 ns ICAS Column address strobe pulse width 165 ns IRCD Row to column strobe delay 35 85 ns 16 VASR Row address set-up time 0 ns 16	tRP	Row address strobe precharge time	120		ns	
CAS Column address strobe pulse width 165 ns ICSH Column address strobe hold time 250 ns IRCD Row to column strobe delay 35 85 ns 16 IASR Row address strup time 0 ns 18 IASR Row address hold time 35 ns 1 IAR Row address hold time -10 ns	tRAS	Row address strobe pulse width	250	10,000	ns	
TCSH Column address strobe hold time 250 ns IRCD Row to column strobe delay 35 85 ns 16 IASR Row address set-up time 0 ns 18 IRAH Row address set-up time -10 ns 1 IASC Column address shold time 75 ns 1 ICAH Column address hold time 75 ns 1 ICAR Column address hold time referenced to RAS 160 ns 1 ICAR Column address hold time 75 ns 1 ICAR Column address hold time 75 ns 1 ICAR Column address hold time referenced to RAS 160 ns 1 ICH Chip select hold time referenced to RAS 160 ns 1 ICH Chip select hold time referenced to RAS 160 ns 1 IT Transition time (rise and fall) 3 50 ns 17 IRCB Read command set-up time 0	tRSH	Row address strobe hold time	165		ns	
TRCD Row to column strobe delay 35 85 ns 16 TASR Row address set-up time 0 ns TRAH Row address hold time 35 ns TASC Column address set-up time -10 ns LCAH Column address shold time 75 ns LCAH Column address hold time referenced to RAS 160 ns LCSC Chip select set-up time -10 ns LCH Chip select hold time 75 ns LCH Chip select hold time referenced to RAS 160 ns LCH Chip select hold time referenced to RAS 160 ns LCH Chip select hold time referenced to RAS 160 ns LCH Chip select hold time referenced to RAS 160 ns LCH Chip select hold time referenced to RAS 160 ns LCH Chip select hold time 75 ns 17 RCH Chip select hold time 75 ns 17 RCH	tCAS	Column address strobe pulse width	165		ns	
TASR Row address set-up time 0 ns IRAH Row address hold time 35 ns IASC Column address set-up time -10 ns ICAH Column address hold time 75 ns IAR Column address hold time referenced to RAS 160 ns ICSC Chip select set-up time -10 ns ICH Chip select hold time 75 ns ICHR Chip select hold time referenced to RAS 160 ns IT Transition time (rise and fall) 3 50 ns 17 IRCS Read command set-up time 0 ns 17 18 160 ns 17 18 160 ns 17 18 160 ns 17 18 1	tCSH	Column address strobe hold time	250		ns	
TRAH Row address hold time 35 ns LASC Column address set-up time -10 ns LCAH Column address hold time 75 ns LAR Column address hold time referenced to RAS 160 ns LCSC Chip select set-up time -10 ns LCH Chip select hold time 75 ns LCHR Chip select hold time referenced to RAS 160 ns LCHR Chip select hold time 0 ns LCHR Chip select hold time referenced to RAS 160 ns LCHR Chip select hold time 0 ns LCHR Chip select hold time referenced to RAS 160 ns LCHR Read command set-up time 0 ns LRCH Read command hold time 75 ns LWCR Write command hold time referenced to RAS 160 ns LWCR Write command to row strobe lead time 85 ns LWW Write command to column strobe lead time 85 <	tRCD	Row to column strobe delay	35	85	ns	16
TASC Column address set-up time -10 ns TCAH Column address hold time 75 ns TAR Column address hold time referenced to RAS 160 ns TCSC Chip select set-up time -10 ns TCH Chip select hold time 75 ns TCHR Chip select hold time referenced to RAS 160 ns TT Transition time (rise and fall) 3 50 ns 17 TRCS Read command set-up time 0 ns 17 TRCS Read command hold time 0 ns 17 TRCH Read command hold time 75 ns 17 TRCH Write command hold time 75 ns 18 WCH Write command hold time referenced to RAS 160 ns 18 WWP Write command to row strobe lead time 85 ns 18 TCWL Write command to column strobe lead time 85 ns 18 TDH Data in hold time	tASR	Row address set-up time	0		ns	
TCAH Column address hold time 75 ns TAR Column address hold time referenced to RAS 160 ns TCSC Chip select set-up time -10 ns TCH Chip select hold time 75 ns ICHR Chip select hold time referenced to RAS 160 ns IT Transition time (rise and fall) 3 50 ns 17 IRCS Read command set-up time 0 ns 17 IRCH Read command hold time 0 ns WCH Write command hold time 75 ns WCH Write command hold time referenced to RAS 160 ns WWR Write command pulse width 75 ns IRWL Write command to row strobe lead time 85 ns ICWL Write command to column strobe lead time 85 ns IDS Data in set-up time 0 ns 18 IDH Data in hold time 75 ns 18 IDHR <	tRAH	Row address hold time	35		ns	
tAR Column address hold time referenced to RAS 160 ns tCSC Chip select set-up time -10 ns tCH Chip select hold time 75 ns tCHR Chip select hold time referenced to RAS 160 ns tT Transition time (rise and fall) 3 50 ns 17 tRCS Read command set-up time 0 ns 17	tASC	Column address set-up time	-10		ns	
tCSC Chip select set-up time -10 ns tCH Chip select hold time 75 ns tCHR Chip select hold time referenced to RAS 160 ns tT Transition time (rise and fall) 3 50 ns 17 tRCS Read command set-up time 0 ns 17 tRCH Read command hold time 0 ns 18 tWCH Write command hold time 75 ns 160 ns 18 tWCR Write command hold time referenced to RAS 160 ns 18 18 tWL Write command to column strobe lead time 85 ns 18 tCWL Write command to column strobe lead time 85 ns 18 tDH Data in hold time 75 ns 18 tDH Data in hold time 75 ns 18 tDHR Data in hold time referenced to RAS 160 ns tCRP Column to row strobe precharge time 0 ns	tCAH	Column address hold time	75		ns	
TCH Chip select hold time 75 ns TCHR Chip select hold time referenced to RAS 160 ns TT Transition time (rise and fall) 3 50 ns 17 TRCS Read command set-up time 0 ns 17 TRCH Read command hold time 0 ns 18 WCH Write command hold time 75 ns 160 ns 18 WCR Write command hold time referenced to RAS 160 ns 18 160 ns 18 IWP Write command to row strobe lead time 85 ns 18 10 <	^t AR	Column address hold time referenced to RAS	160		ns	
tCHR Chip select hold time referenced to RAS 160 ns tT Transition time (rise and fall) 3 50 ns 17 tRCS Read command set-up time 0 ns 17 tRCH Read command set-up time 0 ns tWCH Write command hold time 75 ns tWCR Write command hold time referenced to RAS 160 ns tWP Write command to row strobe lead time 85 ns tCWL Write command to column strobe lead time 85 ns tDS Data in set-up time 0 ns 18 tDH Data in hold time 75 ns 18 tDHR Data in hold time referenced to RAS 160 ns tCRP Column to row strobe precharge time 0 ns tCP Column precharge time 110 ns tRFSH Refresh period 2 ms tWCS Write command set-up time 0 ns 19 t	tcsc	Chip select set-up time	-10		ns	
tT Transition time (rise and fall) 3 50 ns 17 tRCS Read command set-up time 0 ns tRCH Read command hold time 0 ns tWCH Write command hold time 75 ns tWCR Write command hold time referenced to RAS 160 ns tWP Write command pulse width 75 ns tRWL Write command to row strobe lead time 85 ns tCWL Write command to column strobe lead time 85 ns tDS Data in set-up time 0 ns 18 tDH Data in hold time 75 ns 18 tDHR Data in hold time referenced to RAS 160 ns tCRP Column to row strobe precharge time 0 ns tCP Column precharge time 110 ns tRFSH Refresh period 2 ms tWCS Write command set-up time 0 ns 19 tCWD CAS to WRITE del	tCH	Chip select hold time	75		ns	
TRCS Read command set-up time 0 ns TRCH Read command hold time 0 ns TWCH Write command hold time 75 ns TWCR Write command hold time referenced to RAS 160 ns TWP Write command pulse width 75 ns TRWL Write command to row strobe lead time 85 ns TCWL Write command to column strobe lead time 85 ns TDS Data in set-up time 0 ns 18 TDH Data in hold time 75 ns 18 TDHR Data in hold time referenced to RAS 160 ns 160 ns TCRP Column to row strobe precharge time 0 ns 170 ns <td>tCHR</td> <td>Chip select hold time referenced to RAS</td> <td>160</td> <td></td> <td>ns</td> <td></td>	tCHR	Chip select hold time referenced to RAS	160		ns	
tRCH Read command hold time 0 ns tWCH Write command hold time 75 ns tWCR Write command hold time referenced to RAS 160 ns tWP Write command pulse width 75 ns tRWL Write command to row strobe lead time 85 ns tCWL Write command to column strobe lead time 85 ns tDS Data in set-up time 0 ns 18 tDH Data in hold time 75 ns 18 tDHR Data in hold time referenced to RAS 160 ns tCRP Column to row strobe precharge time 0 ns tCP Column precharge time 110 ns tRFSH Refresh period 2 ms tWCS Write command set-up time 0 ns 19 tCWD CAS to WRITE delay 90 ns 19 tRWD RAS to WRITE delay 175 ns 19	tŢ	Transition time (rise and fall)	3	50	ns	17
tWCH Write command hold time 75 ns tWCR Write command hold time referenced to RAS 160 ns tWP Write command pulse width 75 ns tRWL Write command to row strobe lead time 85 ns tCWL Write command to column strobe lead time 85 ns tDS Data in set-up time 0 ns 18 tDH Data in hold time 75 ns 18 tDHR Data in hold time referenced to RAS 160 ns tCRP Column to row strobe precharge time 0 ns tCP Column precharge time 110 ns tRFSH Refresh period 2 ms tWCS Write command set-up time 0 ns 19 tCWD CAS to WRITE delay 90 ns 19 tRWD RAS to WRITE delay 175 ns 19	tRCS	Read command set-up time	0		ns	
tWCR Write command hold time referenced to RAS 160 ns tWP Write command pulse width 75 ns tRWL Write command to row strobe lead time 85 ns tCWL Write command to column strobe lead time 85 ns tDS Data in set-up time 0 ns 18 tDH Data in hold time 75 ns 18 tDHR Data in hold time referenced to RAS 160 ns tCRP Column to row strobe precharge time 0 ns tCP Column precharge time 110 ns tRFSH Refresh period 2 ms tWCS Write command set-up time 0 ns 19 tCWD CAS to WRITE delay 90 ns 19 tRWD RAS to WRITE delay 175 ns 19	tRCH	Read command hold time	0		ns	
tWP Write command pulse width 75 ns tRWL Write command to row strobe lead time 85 ns tCWL Write command to column strobe lead time 85 ns tDS Data in set-up time 0 ns 18 tDH Data in hold time 75 ns 18 tDHR Data in hold time referenced to RAS 160 ns 10 ns <t< td=""><td>tWCH</td><td>Write command hold time</td><td>75</td><td></td><td>ns</td><td></td></t<>	tWCH	Write command hold time	75		ns	
tRWL Write command to row strobe lead time 85 ns tCWL Write command to column strobe lead time 85 ns tDS Data in set-up time 0 ns 18 tDH Data in hold time 75 ns 18 tDHR Data in hold time referenced to RAS 160 ns tCRP Column to row strobe precharge time 0 ns tCP Column precharge time 110 ns tRFSH Refresh period 2 ms tWCS Write command set-up time 0 ns 19 tCWD CAS to WRITE delay 90 ns 19 tRWD RAS to WRITE delay 175 ns 19	tWCR	Write command hold time referenced to RAS	160		ns	
tCWL Write command to column strobe lead time 85 ns tDS Data in set-up time 0 ns 18 tDH Data in hold time 75 ns 18 tDHR Data in hold time referenced to RAS 160 ns tCRP Column to row strobe precharge time 0 ns tCP Column precharge time 110 ns tRFSH Refresh period 2 ms tWCS Write command set-up time 0 ns 19 tCWD CAS to WRITE delay 90 ns 19 tRWD RAS to WRITE delay 175 ns 19	tWP	Write command pulse width	75		ns	
IDS Data in set-up time 0 ns 18 IDH Data in hold time 75 ns 18 IDHR Data in hold time referenced to RAS 160 ns ICRP Column to row strobe precharge time 0 ns ICP Column precharge time 110 ns IRFSH Refresh period 2 ms IWCS Write command set-up time 0 ns 19 ICWD CAS to WRITE delay 90 ns 19 IRWD RAS to WRITE delay 175 ns 19	tRWL	Write command to row strobe lead time	85		ns	
TDH Data in hold time 75 ns 18 tDHR Data in hold time referenced to RAS 160 ns tCRP Column to row strobe precharge time 0 ns tCP Column precharge time 110 ns tRFSH Refresh period 2 ms tWCS Write command set-up time 0 ns 19 tCWD CAS to WRITE delay 90 ns 19 tRWD RAS to WRITE delay 175 ns 19	tCWL	Write command to column strobe lead time	85		ns	
TDHR Data in hold time referenced to RAS 160 ns tCRP Column to row strobe precharge time 0 ns tCP Column precharge time 110 ns tRFSH Refresh period 2 ms tWCS Write command set-up time 0 ns 19 tCWD CAS to WRITE delay 90 ns 19 tRWD RAS to WRITE delay 175 ns 19	tDS	Data in set-up time	0		ns	18
tCRP Column to row strobe precharge time 0 ns tCP Column precharge time 110 ns tRFSH Refresh period 2 ms tWCS Write command set-up time 0 ns 19 tCWD CAS to WRITE delay 90 ns 19 tRWD RAS to WRITE delay 175 ns 19	tDH	Data in hold time	75		ns	18
tCP Column precharge time 110 ns tRFSH Refresh period 2 ms tWCS Write command set-up time 0 ns 19 tCWD CAS to WRITE delay 90 ns 19 tRWD RAS to WRITE delay 175 ns 19	^t DHR	Data in hold time referenced to RAS	160		ns	
tRFSH Refresh period 2 ms tWCS Write command set-up time 0 ns 19 tCWD CAS to WRITE delay 90 ns 19 tRWD RAS to WRITE delay 175 ns 19	tCRP	Column to row strobe precharge time	0		ns	
tWCS Write command set-up time 0 ns 19 tCWD CAS to WRITE delay 90 ns 19 tRWD RAS to WRITE delay 175 ns 19	tCP	Column precharge time	110		ns	
tCWD CAS to WRITE delay 90 ns 19 tRWD RAS to WRITE delay 175 ns 19	tRFSH	Refresh period		2	ms	
^t RWD RAS to WRITE delay 175 ns 19	twcs	Write command set-up time	0		ns	19
	tCWD	CAS to WRITE delay	90		ns	19
tDOH Date out hold time 10 μs	tRWD	RAS to WRITE delay	175		ns	19
	tDOH	Date out hold time	10	†	μS	

Notes Continued

- 13. Assumes that $t_{RCD} \leqslant t_{RCD}$ (ma.).
- 14. Assumes that $t_{RCD} \geqslant t_{RCD}$ (max).
- 15. Measured with a load circuit equivalent to 2 TTL loads and 100pF
- 16. Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- V_{IHC} (min) or V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IHC} or V_{IH} and V_{IL}.
- These parameters are referenced to CAS leading edge in random write cycles and to WRITE leading edge in delayed write or readmodify-write cycles.
- 19. tWCS, tCWD, and tRWD are restrictive operating parameters in a read/write or read/modify/write cycle only. If tWCS ₹WCS (min), the cycle is an early write cycle and Data Out will contain the data written into the selected cell. If tCWD ₹CWD (min) and tRWD ₹RWD (min), the cycle is a read-write cycle and Data Out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of Data Out (at access time) is indeterminate.


AC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \leqslant T_{A} \leqslant 70^{\circ}C) (V_{DD} = 12.0V \pm 10\%; V_{SS} = 0V; -5.7V \leqslant V_{BB} \leqslant -4.5V)$

	PARAMETER	TYP	MAX	UNITS	NOTES
C 11	Input Capacitance (A ₀ -A ₅), D _{IN} , CS	4	5	pF	10
C 12	Input Capacitance RAS, CAS, WRITE	8	10	pF	10
c ₀	Output Capacitance (DOUT)	5	7	pF	8,10

MAXIMUM $\ensuremath{\mathsf{IDD1}}$ vs. CYCLE RATE FOR DEVICE OPERATION AT EXTENDED FREQUENCIES

Figure 1



SUPPLEMENT - To be used in conjunction with MK4027(P/J/N)-1/2/3 data sheet.



4096×1-BIT DYNAMIC RAM

MK4096(K/N)-6/16/11

FEATURES

- Industry standard 16-pin DIP configuration (available in plastic (N) and ceramic (K) packages)
- All inputs are low capacitance and TTL compatible
- Input latches for address, chip select and data in

- ☐ Inputs protected against static charge
- Three-state TTL compatible output, latched and valid into next cycle
- □ Proven reliability with high performance

DESCRIPTION

The MK 4096 is the recognized industry standard 4096 word by 1 bit MOS Random Access Memory circuit packaged in a standard 16-pin DIP on 0.3 inch centers. This package configuration is made possible by a unique multiplexing and latching technique for the address inputs. The use of the 16-pin DIP for the MK 4096 provides high system bit densities and is compatible with widely available automated testing and insertion equipment.

The MK 4096 is fabricated with MOSTEK's standard Self-Aligned, Poly-Interconnect, N-Channel (SPIN) process. The SPIN process allows the MK 4096 to be a highly manufacturable, state-of-the-art memory circuit that exhibits the reliability and performance standards necessary for today's (and tomorrow's) data processing applications. The MK 4096 employs a single transistor storage cell, utilizing a dynamic storage technique and dynamic control circuitry to

achieve optimum performance with low power dissipation.


4096x1-BIT DYN RAM MX4096(K/N)-6/16/11

System oriented features incorporated within the MK 4096 include direct interfacing capability with TTL, 6 instead of 12 address lines to drive, on-chip registers which can eliminate the need for interface registers, input logic levels selected to optimize the noise immunity, and two chip select methods to allow the user to determine the speed/power characteristics of his memory system.


Part Number	Access Time	Cycle Time	Max Power*
MK 4096-6 MK 4096-16	250 ns 300 ns	375 ns 425 ns	450mW 385mW
MK 4096-11	350 ns	500 ns	320mW

^{*}Standby power for all parts < 19mW

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



PIN NAMES

A0 - A5 COLUMN ADDRESS STROBE C5 CHIP SELECT ROW ADDRESS STROBE READ/WRITE INPUT

DIN DOUT IN VBB IN VCC IN VDD IN VSS

DATA IN DATA OUT POWER (-5V) POWER (+5V) POWER (+12V) GROUND

ABSOLUTE MAXIMUM RATINGS*

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS (17) ($0^{\circ}C \leq T_A \leq +70^{\circ}C$)

		MK 409	966	MK 40	96–16	MK 40	96–11		
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	TON
V_{DD}	Supply Voltage	11.4	12.6	11.4	12.6	11.4	12.6	Volts	1
V_{CC}	Supply Voltage	V _{SS}	V _{DD}	V _{SS}	V_{DD}	V _{SS}	V _{DD}	Volts	1,2
V _{SS}	Supply Voltage	0	0	0	0	0	0	Volts	1
V _{BB}	Supply Voltage	-4.5	-5.5	-4.5	-5.5	-4.5	-5.5	Volts	1
V _{IHC}	Logic 1 Voltage — RAS, CAS, WRITE	2.7	7.0	2.7	7.0	3.0	7.0	Volts	1,3
VIH	Logic 1 Voltage, all inputs except RAS, CAS, WRITE	2.4	7.0	2.4	7.0	2.4	7.0	Volts	1,3
VIL	Logic 0 Voltage, all inputs	-1.0	0.8	-1.0	0.8	-1.0	0.8	Volts	1,5

DC ELECTRICAL CHARACTERISTICS (17)

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C)(V_{DD} = 12.0V \pm 5\%; V_{CC} = 5.0V \pm 10\%; V_{SS} = 0V; V_{BB} = -5.0V \pm 10\%)$

		MK4096-6		MK4096-16		MK4096-11			
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
I _{DD1}	Average V _{DD} Power Supply Current		35		30		25	mA	4
Icc	V _{CC} Power Supply Current							mA	5
I _{BB}	Average V _{BB} Power Supply Current		75		75		75	μΑ	
IDD2	Standby V _{DD} Power Supply Current		1.5		1.5	-	1.5	mA	7
IDD3	Average VDD Supply Current during "RAS-only" cycles		25		22		18	mA	4
I _{1(L)}	Input Leakage Current (any input)		5		5		5	μΑ	6
1 _{0(L)}	Output Leakage Current		10		10		10	μΑ	7,8
V _{OH}	Output Logic 1 Voltage @ I _{OUT} = -5mA	2.4		2.4		2.4		Volts	2
V _{OL}	Output Logic 0 Voltage @ I _{OUT} = 2mA		0.4		0.4		0.4	Volts	

NOTES

- 1. All voltages referenced to V_{SS} . V_{BB} must be applied to and removed from the device within 5 seconds of V_{DD} .
- Output voltage will swing from V_{SS} to V_{CC} if V_{CC} ≤ V_{DD} -4 volts. If V_{CC} ≥ V_{DD} -4 volts, the output will swing from V_{SS} to a voltage somewhat less than V_{DD}.
- Device speed is not guaranteed at input voltages greater than TTL levels (0 to 5V).
- Current is proportional to cycle rate; maximum current is measured at the fastest cycle rate.

- 5. I_{CC} depends upon output loading. The V_{CC} supply is connected to the output buffer only.
- All device pins at 0 volts except V_{BB} which is at -5 volts and the pin under test which is at +10 volts.
- Output is disabled (open-circuit) and RAS and CAS are both at a logic 1.
- 8. $0V \leq V_{OUT} \leq +10V$.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (10, 15,17) (0°C \leq TA \leq 70°C) (VDD = 12.0V \pm 5%, VCC = 5.0V \pm 10%, VSS = 0V, VBB = -5.0V \pm 10%)

		MK 40	96-6	MK 40	96-16	MK 409	96-11		
W	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
t _{RC}	Random Read or Write Cycle Time	375		425		500		nsec	11
t RAC	Access time from Row Address Strobe		250		300		350	nsec	11,13
t CAC	Access Time from Column Address Strobe		140		165		200	nsec	12,13
t _{OFF}	Output Buffer Turn-Off Delay	0	65	0	80	0	100	nsec	
t _{RP}	Row Address Strobe Precharge Time	115		125		150		nsec	
tRAS	Row Address Strobe Pulse Width	250	10,000	300	10,000	350	10,000	nsec	
t RCL	Row To Column Strobe Lead Time	60	110	80	135	100	150	nsec	14
t CAS	Column Address Strobe Pulse Width	140		165		200		nsec	12
t ÀS	Address Set-Up Time	0		0		0		nsec	
t _{AH}	Address Hold Time	60		80		100		nsec	
t _{CH}	Chip Select Hold Time	100		100		100		nsec	
t _T	Rise and Fall Times	3	50	3	50	3	50	nsec	15 H W
t RCS	Read Command Set-Up Time	0		0		0		nsec	6×1 1×8
t _{RCH}	Read Command Hold Time	0		0		0		nsec	4096x1 DYN R
^t wch	Write Command Hold Time	110		130		150		nsec	
t _{WP}	Write Command Pulse Width	110		130		150		nsec	
t CRL	Column to Row Strobe Lead Time	-40	+40	-50	+50	-50	+50	nsec	
^t cwL	Write Command to Column Strobe Lead Time	110		130		150		nsec	
t _{DS}	Data In Set-Up Time	0		0		0		nsec	16
t _{DH}	Data In Hold Time	110		130		150		nsec	16
t _{RFSH}	Refresh Period		2		2		2	msec	
t MOD	Modify Time		10		10		10	μsec	
t DOH	Data Out Hold Time	10		10		10		μsec	

NOTES Continued

- 9. Capacitance measured with Boonton Meter or effective capacitance calculated from the equation: C = $\frac{1}{\triangle V}$ with current equal to a constant 20mA and $\triangle V$ = 3V.
- 10. A C measurements assume t_T = 5ns.
- 11. Assumes that t_{RCL} + t_T ≤ t_{RCL} (max).
- 12. Assumes that t_{RCL} + t_T ≥t_{RCL} (max).
- 13. Measured with a load circuit equivalent to 1 TTL load and C₁ = 100pF
- 14. Operation within the t_{RCL} (max) limit insures that t_{RAC} (max) can be met. t_{RCL} (max) is specified as a reference point only; if t_{RCL} is greater than the specified t_{RCL} (max) limit, then access time is controlled exclusively by t_{CAC} and t_{RAS}, t_{RAC} and t_{RCL} will be longer by the amount t_{RCL} + t_T exceeds t_{RCL} (max).


- V_{IHC} (min) or V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IHC} or V_{IH} and V_{IL}.
- These parameters are referenced to CAS leading edge in random write cycles and to WRITE leading edge in delayed write or readmodify-write cycles.
- 17. After the application of supply voltages or after extended periods of operation without clocks, the device must perform a minimum of one initialization cycle (any valid memory cycle containing both RAS and CAS) prior to normal operation.


AC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}\text{C} \leq \text{TA} \leq +70^{\circ}\text{C}) \text{ (V}_{DD} = 12.0\text{V} \pm 5\%, \text{ V}_{CC} = 5.0\text{V} \pm 10\%, \text{ V}_{SS} = 0\text{V}, \text{ V}_{BB} = -5.0\text{V} \pm 10\%)$


	PARAMETER	TYP	MAX	UNITS	NOTES
C _{I1}	Input Capacitance (A ₀ – A ₅)	7	10	pF	9
C ₁₂	Input Capacitance (RAS, CAS, DIN, WRITE, CS)	5	7	рF	9
C ₀	Output Capacitance (DOUT)	5	8	ρF	7,9

TIMING WAVEFORMS






TIMING WAVEFORMS



"RAS ONLY" REFRESH CYCLE



NOTE:

Prior to the first memory cycle following a period (beyond 2mS) of "RAS-only refresh, a memory-cycle employing both RAS and CAS must be performed to insure proper device operation.

ADDRESSING

The 12 address bits required to decode one of the 4096 cell locations within the MK 4096 are multiplexed onto the 6 address inputs and latched into the on-chip address latches by externally applying two negative going TTL level clocks. The first clock, the Row Address Strobe (RAS), latches the 6 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 6 column address bits plus Chip Select (CS) into the chip. (Next that since the Chip Select signal is the chip. (Note that since the Chip Select signal is not required until CAS time, which is well into the memory cycle, its decoding time does not add to system access or cycle time). Each of these signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal clocks. The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the CAS clock sequence are inhibited until the occurrence of a delayed signal derived from the RAS clock chain. This "gated CAS" feature allows the CAS clock to be externally activated as soon as the Row Address Hold Time specification (tAH) has been satisfied and the 6 address inputs have been changed from Row address to Column address information.

Note that CAS can be activated at any time after tAH and it will have no effect on the worst case data access time (tRAC) up to the point in time when the delayed row clock no longer inhibits the remaining sequence of column clocks. Two timing end points result from the internal gating of CAS which are called tRCL (min) and tRCL (max). No data storage or reading errors will result if CAS is applied to the MK 4096 at a point in time beyond the tRCL (max) limit. However, access time will then be determined exclusively by the access time from CAS (tCAC) rather than from RAS (tRAC), and access time from RAS will be lengthened by the amount that tRCL exceeds the tRCL (max) limit.

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and CAS while RAS is active. The later of the signals (WRITE or CAS) to make its negative transition is the strobe for the Data In register. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is brought low prior to CAS, the Data In is strobed by CAS, and the set-up and hold times are referenced to CAS. If the data input is not available at CAS time or if it is desired that the cycle be a read-write or read-modify-write cycle, the WRITE signal must be delayed until after CAS. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than to CAS.

(To illustrate this feature, Data In is referenced to WRITE in the timing diagram depicting the read-modify-write cycle while the "early write" cycle diagram shows Data In referenced to CAS). Note that if the chip is unselected (CS high at CAS time) WRITE commands are not executed and, consequently, data stored in the memory is unaffected.

Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cyle in which CAS is active. Data read from the selected cell will be available at the output within the specified access time.

DATA OUTPUT LATCH

Any change in the condition of the Data Out Latch is initiated by the CAS signal. The output buffer is not affected by memory (refresh) cycles in which only the RAS signal is applied to the MK 4096. Whenever CAS makes a negative transition, the output will go unconditionally open-circuited, independent of the state of any other input to the chip. If the cycle in progress is a read, read-modify-write, or a delayed write cycle and the chip is selected, then the output latch and buffer will again go active and at access time will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. If the cycle in progress is a write cycle (WRITE active low before CAS goes low) and the chip is selected, then at access time the output latch and buffer will contain a logic 1. Once having gone active, the output will remain valid until the MK 4096 receives the next CAS negative edge. Intervening refresh cycles in which a RAS is received (but no CAS) will not cause valid data to be affected. Conversely, the output will assume the open-circuit state during any cycle in which the MK 4096 receives a CAS but no RAS signal (regardless of the state of any other inputs). The output will also assume the open-circuit state in normal cycles (in which both RAS and CAS signals occur) if the chip is unselected.

The three-state data output buffer presents the data output pin with a low impedance to VCC for a logic 1 and a low impedance to VSS for a logic 0. The effective resistance to VCC (logic 1 state) is 500Ω maximum and 150Ω typically. The resistance to VSS (logic 0 state) is 200Ω maximum and 100Ω typically. The separate VCC pin allows the output buffer to be powered from the supply voltage of the logic to which the chip is interfaced. During battery standby operation, the VCC pin may have power removed without affecting the MK 4096 refresh operation. This allows all system logic except the RAS/CAS timing circuitry and the refresh address logic to be turned off during battery standby to conserve power.

REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 64 row addresses within each 2 millisecond time interval. Any cycle in which a RAS signal occurs accomplishes a refresh operation. A read cycle will refresh the selected row, regardless of the Chip Select (CS) input. A write or read-modify-write cycle also refreshes the selected row, but the chip should be unselected to prevent writing data into the selected cell.

For standby operation, a "RAS-only" cycle can be employed to refresh the MK 4096. However, if "RAS-only" refresh cycles (where RAS is the only signal applied to the chip) are continued for extended periods, the output buffer may eventually lose proper

data and go open-circuit. Prior to the first memory cycle following a period (beyond 2ms) of "RAS-only" refresh, a memory cycle employing both RAS and CAS must be performed to precharge the internal circuitry. This "dummy cycle" allows the output buffer to regain activity and enables the device to perform a read or write cycle upon command.

POWER DISSIPATION/STANDBY MODE

Most of the circuitry used in the MK 4096 is dynamic and most of the power drawn is the result of an address strobe edge. Because the power is not drawn during the whole time the strobe is active, the dynamic power is a function of operating frequency rather than active duty cycle. Typically, the power is 120 mW at a 1 µsec cycle rate for the MK 4096 with a maximum power of less than 450 mW at 375 nsec cycle time. To minimize the overall system power, the Row Address Strobe (RAS) should be decoded and supplied to only the selected chips. The CAS must be supplied to all chips (to turn off the unselected output). Those chips that did not receive a RAS, however, will not dissipate any power on the CAS edges, except for that required to turn off the outputs. If the RAS signal is decoded and supplied only to the selected chips, then the Chip Select (CS) input of all chips can be at a logic 0. The chips that receive a CAS but no RAS will be unselected (output open-circuited) regardless of the Chip Select input. For refresh cycles, however, either the CS input of all chips must be high or the CAS input must be held high to prevent several "wire-ORed" outputs from turning on with opposing force.


The current waveforms for the current drawn from the VDD and VBB supplies are shown in Figure A. Since the current is pulsed, proper power distribution and bypassing techniques are required to maintain system power supply noise levels at an acceptable level. Low inductance supply lines for VDD and VSS are desirable. One 0.01 microfarad, low inductance, bypass capacitor per two MK 4096 devices and one 6.8 microfarad electrolytic capacitor per eight MK 4096 devices on each of the VDD and VBB supply lines is desirable.

POWER-UP

Under normal operating conditions the MK 4096 requires no particular power-up sequence. However, in order to achieve the most reliable performance from the MK 4096, proper consideration should be given to the VBB/VDD power supply relationship. The VBB supply is an extremely important "protective voltage" since it performs two essential functions within the device. It establishes proper junction isolation and sets field-effect thresholds, both thin field and thick field. Misapplication of VBB or device operation without the VBB supply can affect long term device reliability. For optimum reliability performance from the MK 4096, it is suggested that measures be taken to not have VDD (+12V) applied to the device for over five (5) seconds without the application of VBB (-5V).

After power is applied to the device, the MK 4096 requires at least one memory cycle (RAS/CAS) before proper device operation is achieved. A normal 64 cycle refresh with both RAS and CAS is adequate for this purpose.

POWER SUPPLY CURRENT WAVEFORMS



4096x1-BIT DYN RAM MK4036[K/N]-6/16/11



4096×1-BIT DYNAMIC RAM

MK4200(K/N)-11/16

FEATURES

- Industry standard 16-pin DIP configuration (available in plastic (N) and ceramic (K) packages)
- All inputs are low capacitance and TTL compatible, except RAS (MOS level)
- Input latches for address, chip select and data in
- Inputs protected against static charge

- Three-state TTL compatible output, latched and valid into next cycle
- Proven reliability with high performance

Part Number	Access Time	Cycle Time	Max Power*
MK 4200-16	300 ns	425 ns	380 mW
MK 4200-11	350 ns	500 ns	300 mW

^{*}Standby power for all parts < .6 mW

DESCRIPTION


The MK 4200 is a 4096 word by 1 bit MOS Random Access Memory circuit packaged in a standard 16-pin DIP on 0.3 inch centers. This package configuration is made possible by a unique multiplexing and latching technique for the address inputs. The use of the 16-pin DIP for the MK 4200 provides high system bit densities and is compatible with widely available automated testing and insertion equipment.

The MK 4200 is fabricated with MOSTEK's standard Self-Aligned, Poly-Interconnect, N-Channel (SPIN) process. The SPIN process allows the MK 4200 to be a highly manufacturable, state-of-the-art memory circuit that exhibits the reliability and performance


standards necessary for today's (and tomorrow's) data processing applications. The MK 4200 employs a single transistor storage cell, utilizing a dynamic storage technique and dynamic control circuitry to achieve optimum performance with low power dissipation.

System oriented features incorporated within the MK 4200 include direct interfacing capability with TTL, 6 instead of 12 address lines to drive, on-chip registers which can eliminate the need for interface registers, input logic levels selected to optimize the noise immunity, and two chip select methods to allow the user to determine the speed/power characteristics of his memory system.

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



PIN NAMES

A0 - A5 COLUMN ADDRESS STROBE CS CHIP SELECT ROW ADDRESS STROBE WRITE READ/WRITE INPUT

DIN DATA IN
DOUT DATA OUT
VBB POWER (-5V)
VCC POWER (+5V)
VDD POWER (+12V)
VSS GROUND

4096x1-B DYN RAN MK4200(K)

ABSOLUTE MAXIMUM RATINGS*

 *Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS (17) $(0^{\circ}C \leq T_A \leq 70^{\circ}C)$

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V DD	Supply Voltage	11.4	12.0	12.6	Volts	1
V _{CC}	Supply Voltage	VSS	5.0	V _{DD}	Volts	1,2
Vss	Supply Voltage	0	.0	0	Volts	1
V _{BB}	Supply Voltage	-4.5	-5.0	-5.5	Volts	1
VIHC	Logic 1 Voltage, CAS, WRITE	2.7	5.0	7.0	Volts	1,3
VIH	Logic 1 Voltage, all inputs except RAS, CAS, WRITE	2.4	5.0	7.0	Volts	1,3
VIHR	Logic 1 Voltage, RAS input	V _{DD} -1	12.0	V _{DD} +1	Volts	1
VIL	Logic O Voltage, all inputs	-1.0	0	0.8	Volts	1,3

DC ELECTRICAL CHARACTERISTICS (17)

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C) (V_{DD} = 12.0V \pm 5\%; V_{CC} = 5.0V \pm 10\%; V_{SS} = 0V; V_{BB} = -5.0V \pm 10\%)$

	PARAMETER		200-16 MAX		4200-11 MAX	UNITS	NOTES
IDD1	Average VDD Power Supply Current		30		25	mA	4
ICC	VCC Power Supply Current					mA	5
IBB	Average VBB Power Supply Current		75		75	μΑ	
IDD2	Standby VDD Power Supply Current		50		50	μΑ	7
IDD3	Average VDD Supply Current during "RAS - only" cycles		22		18	mA	4
II(L)	Input Leakage Current (any input)		5		5	μΑ	6
10(L)	Output Leakage Current		10		10	μΑ	7,8
Vон	Output Logic 1 Voltage @ IOUT = -5mA	2.4		2.4		Volts	2
V OL	Output Logic 0 Voltage @ IOUT = 2mA		0.4		0.4	Volts	

NOTES

- All voltages referenced to V_{SS}. V_{BB} must be applied to and removed from the device within 5 seconds of V_{DD}.
- Output voltage will swing from V_{SS} to V_{CC} if V_{CC} ≤ V_{DD} -4 volts. If V_{CC} ≥ V_{DD} -4 volts, the output will swing from V_{SS} to a voltage somewhat less than V_{DD}.
- Deviće speed is not guaranteed at input voltages greater than TTL levels (0 to 5V).
- 4. Current is proportional to cycle rate; maximum current is measured at the fastest cycle rate.

- 5. I_{CC} depends upon output loading. The V_{CC} supply is connected to the output buffer only.
- All device pins at 0 volts except V_{BB} which is at -5 volts and the pin under test which is at +10 volts.
- 7. Output is disabled (open-circuit); RAS = VIL and CAS = VIHC.
- 8. $0V \leq V_{OUT} \leq +10V$.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (10, 15,17) (0°C \leq TA \leq 70°C) (VDD = 12.0V \pm 5%, VCC = 5.0V \pm 10%, VSS = 0V, VBB = -5.0V \pm 10%)

		MK 4200-16		MK 42	200-11		
	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
^t RC	Random Read or Write Cycle Time	425		500		nsec	11
^t RAC	Access time from Row Address Strobe		300		350	nsec	11,13
^t CAC	Access Time from Column Address Strobe		165		200	nsec	12,13
t OFF	Output Buffer Turn-Off Delay	0	80	0	100	nsec	
tRP	Row Address Strobe Precharge Time	125		150		nsec	
t RAS	Row Address Strobe Pulse Width	300	10,000	350	10,000	nsec	
tRCL	Row To Column Strobe Lead Time	80	135	100	150	nsec	14
tCAS	Column Address Strobe Pulse Width	165		200		nsec	12
tAS	Address Set-Up Time	0		0		nsec	
tAH	Address Hold Time	80		100		nsec	
tCH	Chip Select Hold Time	100		100		nsec	
tΤ	Rise and Fall Times	3	50	3	50	nsec	15
tRCS	Read Command Set-Up Time	0		0		nsec	15 4096x1-BIT
tRCH	Read Command Hold Time	0		0		nsec	9
tWCH	Write Command Hold Time	130		150		nsec	
tWP	Write Command Pulse Width	130		150		nsec	
tCRL	Column to Row Strobe Lead Time	-50	+50	-50	+50	nsec	
tCWL	Write Command to Column Strobe Lead Time	130		150	-	nsec	
tDS	Data In Set-Up Time	0		0		nsec	16
tDH	Data In Hold Time	130		150		nsec	16
tRFSH	Refresh Period		2		2	msec	
tMOD	Modify Time		10		10	μsec	
tDOH	Data Out Hold Time	10		10		μsec	

NOTES Continued

- Capacitance measured with Boonton Meter or effective capacitance calculated from the equation: C = 1△t with current equal to a constant 20mA,
- 10. A C measurements assume t_T = 5ns.
- 11. Assumes that t_{RCL} + t_T ≤ t_{RCL} (max).
- 12. Assumes that t_{RCL} + t_T ≥t_{RCL} (max).
- 13. Measured with a load circuit equivalent to 1 TTL load and $C_L = 100 pF$.
- 14. Operation within the t_{RCL} (max) limit insures that t_{RAC} (max) can be met. t_{RCL} (max) is specified as a reference point only; if t_{RCL} is greater than the specified t_{RCL} (max) limit, then access time is controlled exclusively by t_{CAC} and t_{RAS}, t_{RAC} and t_{RCL} will be longer by the amount t_{RCL} + t_T exceeds t_{RCL} (max).


- V_{IHC} or V_{IHR} or V_{IH} and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IHC} or V_{IHR} or V_{IH} and V_{IL}.
- These parameters are referenced to CAS leading edge in random write cycles and to WRITE leading edge in delayed write or readmodify-write cycles.
- 17. After the application of supply voltages or after extended periods of operation without clocks, the device must perform a minimum of one initialization cycles (any valid memory cycle containing both RAS and CAS) prior to normal operation.

AC ELECTRICAL CHARACTERISTICS


 $(0^{\circ}C \leq T_{A} \leq +70^{\circ}C) \text{ (V}_{DD} = 12.0 \text{V} \pm 5\%, \text{V}_{CC} = 5.0 \text{V} \pm 10\%, \text{V}_{SS} = 0 \text{V}, \text{V}_{BB} = -5.0 \text{V} \pm 10\%)$


	PARAMETER	TYP	MAX	UNITS	NOTES	
C _{I1}	Input Capacitance (A ₀ – A ₅)	7	10	рF	9	
C ₁₂	Input Capacitance (RAS, CAS, DIN, WRITE, CS)	5	7	pF	9	
C ₀	Output Capacitance (DOUT)	5	8	pF	7,9	

TIMING WAVEFORMS









NOTE:

Prior to the first memory cycle following a period (beyond 2mS) of "RAS-only refresh, a memory cycle employing both RAS and $\overline{\text{CAS}}$ must be performed to insure proper device operation.

ADDRESSING

The 12 address bits required to decode one of the 4096 cell locations within the MK 4200 are multiplexed onto the 6 address inputs and latched into the on-chip address latches by externally applying a positive going MOS level clock and a negative going TTL level clock. The first clock, the Row Address Strobe (RAS), latches the 6 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 6 column address bits plus Chip Select (CS) into the chip. (Note that since the Chip Select signal is not required until CAS time, which is well into the memory cycle its decoding time does not add to system access or cycle time). Each of these signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal clocks. The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the CAS clock sequence are inhibited until the occurrence of a delayed signal derived from the RAS clock chain. This "gated CAS" feature allows the CAS clock to be externally activated as soon as the Row Address Hold Time specification (tAH) has been satisfied and the 6 address inputs have been changed from Row address to Column address information.

Note that \overline{CAS} can be activated at any time after tAH and it will have no effect on the worst case data access time (tRAC) up to the point in time when the delayed row clock no longer inhibits the remaining sequence of column clocks. Two timing end points result from the internal gating of \overline{CAS} which are called tRCL (min) and tRCL (max). No data storage or reading errors will result if \overline{CAS} is applied to the MK 4200 at a point in time beyond the tRCL (max) limit. However, access time will then be determined exclusively by the access time from \overline{CAS} (tCAC) rather than from RAS (tRAC), and access time from RAS will be lengthened by the amount that tRCL exceeds the tRCL (max) limit.

INPUT LEVELS

All inputs to the MK 4200 except address strobe (RAS) are TTL compatible. The RAS input has been specially designed so that very little steady state (DC) power is dissipated by the MK 4200 while in standby operation. In doing this, the RAS input requires a high level signal to activate the chip. The RAS input driver must be able to change the capacitance load of the RAS input from within 8 volt at VSS (OV) to within 1 volt of VDD (+12).

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and CAS while RAS is active. The later of the signals (WRITE or CAS) to make its negative transition is the strobe for the Data In register. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is brought low prior to CAS, the Data In is strobed by CAS, and the set-up and hold times are referenced to CAS. If the data input is not available at CAS time or if it is desired that the cycle be a read-write or read-modify-write cycle, the WRITE signal must be delayed until after CAS. In this "delayed write cycle" the data input set-up and hold times are referenced to the

negative edge of WRITE rather than to CAS.

(To illustrate this feature, Data In is referenced to WRITE in the timing diagram depicting the read-modify-write cycle while the "early write" cycle diagram shows Data In referenced to CAS). Note that if the chip is unselected (CS high at CAS time) WRITE commands are not executed and, consequently, data stored in the memory is unaffected.

Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cyle in which CAS is active. Data read from the selected cell will be available at the output within the specified access time.

DATA OUTPUT LATCH

Any change in the condition of the Data Out Latch is initiated by the CAS signal. The output buffer is not affected by memory (refresh) cycles in which only the RAS signal is applied to the MK 4200. Whenever CAS makes a negative transition, the output will go unconditionally open-circuited, independent of the state of any other input to the chip. If the cycle in progress is a read, read-modify-write, or a delayed write cycle and the chip is selected, then the output latch and buffer will again go active and at access time will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. If the cycle in progress is a write cycle (WRITE active low before CAS goes low) and the chip is selected, then at access time the output latch and buffer will contain a logic 1. Once having gone active, the output will remain valid until the MK 4200 receives the next CAS negative edge. Intervening refresh cycles in which a RAS is received (but no CAS) will not cause valid data to be affected. Conversely, the output will assume the open-circuit state during any cycle in which the MK 4200 receives a CAS but no RAS signal (regardless of the state of any other inputs). The output will also assume the open-circuit state in normal cycles (in which both RAS and CAS signals occur) if the chip is unselected.

The three-state data output buffer presents the data output pin with a low impedance to VCC for a logic 1 and a low impedance to VSS for a logic 0. The effective resistance to VCC (logic 1 state) is 500Ω maximum and 150Ω typically. The resistance to VSS (logic 0 state) is 200Ω maximum and 100Ω typically. The separate VCC pin allows the output buffer to be powered from the supply voltage of the logic to which the chip is interfaced. During battery standby operation, the VCC pin may have power removed without affecting the MK 4200 refresh operation. This allows all system logic except the RAS/CAS timing circuitry and the refresh address logic to be turned off during battery standby to conserve power.

REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 64 row addresses within each 2 millisecond time interval. Any cycle in which a RAS signal occurs accomplishes a refresh operation. A read cycle will refresh the selected row, regardless of the Chip Select (CS) input. A write or read-modify-write cycle also refreshes the selected row, but the chip should be unselected to

prevent writing data into the selected cell.

For standby operation, a "RAS-only" cycle can be employed to refresh the MK 4200. However, if "RAS-only" refresh cycles (where RAS is the only signal applied to the chip) are continued for extended periods, the output buffer may eventually lose proper data and go open-circuit. Prior to the first memory cycle following a period (beyond 2ms) of "RASonly" refresh, a memory cycle employing pour nay and CAS must be performed to precharge the internal circuitry. This "dummy cycle" allows the output buffer to regain activity and enables the device to refresh, a memory cycle employing both RAS perform a read or write cycle upon command.

POWER DISSIPATION/STANDBY MODE

Most of the circuitry used in the MK 4200 is dynamic and most of the power drawn is the result of an address strobe edge. Because the power is not drawn during the whole time the strobe is active, the dynamic power is a function of operating frequency rather than active duty cycle. Typically, the power is 120 mW at a 1 µsec cycle rate for the MK 4200 with a maximum power of less than 450 mW at 375 nsec cycle time. To minimize the overall system power, the Row Address Strobe (RAS) should be decoded and supplied to only the selected chips. The CAS must be supplied to all chips (to turn off the unselected output). Those chips that did not receive a RAS, however, will not dissipate any power on the CAS edges, except for that required to turn off the outputs. If the RAS signal is decoded and supplied only to the selected chips, then the Chip Select (CS) input of all chips can be at a logic 0. The chips that receive a CAS but no RAS will be unselected (output open-circuited) regardless of the Chip Select input. For refresh cycles, however, either the CS input of all chips must be high or the CAS input must be held high to prevent several "wire-ORed)" outputs from turning on with opposing force.


The current waveforms for the current drawn from the VDD and VBB supplies are shown in Figure A. Since the current is pulsed, proper power distribution and bypassing techniques are required to maintain system power supply noise levels at an acceptable level. Low inductance supply lines for VDD and VSS are desirable. One 0.01 microfarad, low inductance, bypass capacitor per two MK 4200 devices and one 6.8 microfarad electrolytic capacitor per eight MK 4200 devices on each of the VDD and VBB supply lines is desirable.

POWER-UP

Under normal operating conditions the MK 4200 requires no particular power-up sequence. However, in order to achieve the most reliable performance from the MK 4200, proper consideration should be given to the VBB/VDD power supply relationship. The VBB supply is an extremely important "protective voltage" since it performs two essential functions within the device. It establishes proper junctions within the device. It establishes proper junction isolation and sets field-effect thresholds, both thin field and thick field. Misapplication of VBB or device operation without the VBB supply can affect long term device reliability. For optimum reliability performance from the MK 4200, it is suggested that measures be taken to not have VDD suggested to the device for over five (5) seconds (+12V) applied to the device for over five (5) seconds without the application of VBB (-5V).

After power is applied to the device, the MK 4200 requires at least one memory cycle (RAS/CAS) before proper device operation is achieved. A normal 64 cycle refresh with both RAS and CAS is adequate for this purpose.

POWER SUPPLY CURRENT WAVEFORMS





8192 x 1-BIT DYNAMIC RAM

MK4108(P/N)

FEATURES

- Recognized industry standard 16-pin configuration from Mostek
- Column Address A0 ≤ 0.8V for upper half matrix (MK4108-40)
 - Column Address A0 ≥ 2.2V for lower half matrix (MK4108-41)
- □ 200ns access time, 375ns cycle
- Output data controlled by CAS and unlatched at end of cycle to allow two dimensional chip selection

DESCRIPTION

The MK4108 is a new generation MOS dynamic random access memory circuit organized as 8192 words by 1 bit. As a state-of-the-art MOS memory device, the MK4108 (8K RAM) incorporates advanced circuit techniques designed to provide wide operating margins, both internally and to the system user, while achieving performance levels in speed and power previously seen only in MOSTEK's high performance MK4027 (4K RAM).


The technology used to fabricate the MK4108 is MOSTEK's double-poly, N-channel silicon gate, POLY II process. This process, coupled with the use of a single transistor dynamic storage cell, provides the maximum possible circuit density and reliability, while maintaining high performance

- Common I/O capability using "early write" operation
- Read-Modify-Write, RAS-only refresh, and Pagemode capability
- All inputs TTL compatible, low capacitance, and protected against static charge
- □ 128 refresh cycles (2 msec refresh interval)
- \Box ± 10% tolerance on all power supplies (+12V, ±5V)
- ☐ ECL compatible on V_{BB} power supply (-5.7V)


capability. The use of dynamic circuitry throughout, including sense amplifiers, assures that power dissipation is minimized without any sacrifice in speed or operating margin. These factors combine to make the MK4108 a truly superior RAM product.

Multiplexed address inputs (a feature pioneered by MOSTEK for its 4K RAMs) permits the MK4108 to be packaged in a standard 16-pin DIP. This recognized industry standard package configuration, while compatible with widely available automated testing and insertion equipment, provides highest possible system bit densities and simplifies system upgrade from 4K to 8K RAMs for new generation applications. Non-critical clock timing requirements allow use of the multiplexing technique while maintaining high performance.

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



PIN NAMES

ADDRESS INPUTS A0-A6 COLUMN ADDRESS STROBE D_{IN} DATA IN POUT RAS DATA OUT BOW ADDRESS STRORE WRITE READ/WRITE INPUT POWER (-5V) V_{BB} POWER (+5V) Vcc POWER (+12V) VDD GROUND v_{ss}

8,192x1-BIT DYN RAM MK4108(P/N)

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to VBB	0.5V to +20V
Voltage on VDD, VCC supplies relative to VSS	–1.0V to +15.0V
VBB-VSS (VDD-VSS>0V)	
Operating temperature, TA (Ambient)	0℃ to + 70℃ ີ
Storage temperature (Ambient) (Ceramic)	–65°C to +150°C
Storage temperature (Ambient) (Plastic)	–55°C to +125°C
Short circuit output current	
Power dissipation	1 Watt
DECOMMENDED DE OBEDATINE CONDITIONS	

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \leq T_{A} \leq 70^{\circ}C)^{1}$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDD VCC VSS VBB	10.8 4.5 0 -4.5	12.0 5.0 0 -5.0	13.2 5.5 0 -5.7	Volts Volts Volts Volts	1 1,2 1 1
Input High (Logic 1) Voltage, RAS, CAS, WRITE	VIHC	2.4	_	7.0	Volts	1
Input High (Logic 1) Voltage, all inputs except RAS, CAS WRITE	VIH	2.2	-	7.0	Volts	1
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	_	.8	Volts	1

DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C)^{1} \text{ (VDD} = 12.0V \pm 10\%; V_{CC} = 5.0V \pm 10\%; -5.7V \le V_{BB} \le -4.5V; V_{SS} = 0V)$

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT Average power supply operating current (RAS, CAS cycling; tRC = 375ns)	IDD1 ICC1 IBB1		35 200	mA μA	3 4
STANDBY CURRENT Power supply standby current (RAS = VIHC, DOUT = High Impedance)	IDD2 ICC2 IBB2	-10	1.5 10 100	mA μA μA	
REFRESH CURRENT Average power supply current, refresh mode (RAS cycling, CAS = VIHC; tRC = 375ns)	IDD3 ICC3 IBB3	-10	27 10 200	mA μA μA	3
PAGE MODE CURRENT Average power supply current, page-mode operation (RAS = V _{IL} , CAS cycling; tPC = 225ns)	IDD4 ICC4 IBB4		27 200	mA μA	3 4
INPUT LEAKAGE Input leakage current, any input $(V_{BB} = -5V, \ 0V \le V_{IN} \le +7.0V, \text{ all other}$ pins not under test = 0 volts)	II(L)	-10	10	μΑ	
OUTPUT LEAKAGE Output leakage current (D _{OUT} is disabled, $0V \le V_{OUT} \le +5.5V$)	¹ 0(L)	-10	10	μΑ	
OUTPUT LEVELS Output high (Logic 1) voltage (IOUT = -5mA)	Voн	2.4		Volts	3
Output low (Logic 0) voltage (IOUT = 4.2 mA)	VOL		0.4	Volts	

NOTES:

operations or data retention. However, the $V_{\mbox{OH}}$ (min) specification is not guaranteed in this mode.

^{1.} All voltages referenced to VSS.

^{2.} Output voltage will swing from VSS to VCC when activated with no current loading. For purposes of maintaining data in standby mode, VCC may be reduced to VSS without affecting refresh

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (5,6,7) (0 $^{\circ}$ C $_{\odot}$ TA $_{\odot}$ 70 $^{\circ}$ C) (VDD = 12.0V $_{\pm}$ 10%; VCC = 5.0V $_{\pm}$ 10%, VSS = 0V, -5.7V $_{\odot}$ VBB $_{\odot}$ -4.5V)

		MK	4108		
PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Random read or write cycle time	tRC	375		ns	
Read-write cycle time	tRWC	375		ns	
Read Modify Write	^t RMW	405		ns	
Page mode cycle time	tPC	225		ns	
Access time from RAS	tRAC		200	ns	8,10
Access time from CAS	tCAC		135	ns	9,10
Output buffer turn-off delay	tOFF	0	50	ns	11
Transition time (rise and fall)	t T	3	50	ns	7
RAS precharge time	tRP	120		ns	
RAS pulse width	tRAS	200	10000	ns	
RAS hold time	tRSH	135		ns	
CAS pulse width	tCAS	135	10000	ns	
CAS hold time	tCSH	200		ns	
RAS to CAS delay time	tRCD	25	65	ns	12
CAS to RAS precharge time	tCRP	-20		ns	
Row Address set-up time	tASR	0		ns	
Row Address hold time	tRAH	25		ns	
Column Address set-up time	tASC	-10		ns	
Column Address hold time	†CAH	55		ns	
Column Address hold time referenced to RAS	tAR	120		ns	
Read command set-up time	tRCS	0		ns	
Read command hold time	tRCH	0		ns	
Write command hold time	tWCH	55		ns	
Write command hold time referenced to RAS	tWCR	120		ns	
Write command pulse width	tWP	55		ns	
Write command to RAS lead time	tRWL	70		ns	
Write command to CAS lead time	tCWL	70		ns	
Data-in set-up time	tDS	0		ns	13
Data-in hold time	tDH	55		ns	13
Data-in hold time referenced to RAS	tDHR	120		ns	
CAS precharge time (for page-mode cycle only)	tCP	80		ns	
Refresh period	tREF		2	ms	
WRITE command set-up time	twcs	-20		ns	14
CAS to WRITE delay	tCWD	80		ns	14
RAS to WRITE delay	tRWD	145		ns	14

- IDD1, IDD3, and IDD4 depend on cycle rate. The maximum specified current values are for tRC=375ns and tRC=225ns. IDD limit at other cycle rates are determined by the following equattions:
 - I_{DD1} (max) [MA] = 10 + 9.4 cycles rate [MHz] I_{DD3} (max) [MA] = 10 + 6.5 x cycle rate [MHz]
 - I_{DD4} (max) [MA] = 10 + 3.75 cycle rate [MHz]
- I_{CC1} and I_{CC4} depend upon output loading. During readout of high level data V_{CC} is connected through a low impedance (135 typ) to data out. At all other times I_{CC} consists of leakage currents only
- Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- AC measurements assume t_T=5ns.
- V_{IHC} (min) or V_{IH} (min) and V_{IL}(max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IHC} or V_{IH} and V_{IL}.
- Assumes that t_{RCD} ≤ t_{RCD} (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- 10. Measured with a load equivalent to 2 TTL loads and 100pF.

- t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 12. Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
- These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.
- twcs, tcwp and trwp are restrictive operating parameters in read write and read modify write cycles only. If twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will¹ remain open circuit (high impedance) ≥ (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell; If neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- 15. Effective capacitance calculated from the equation C = $\frac{1}{\Delta}$ t with Δ v = 3 volts and power supplies at nominal levels.
- 16. $\overline{CAS} = V_{IHC}$ to disable D_{OUT} .

AC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}\text{C} \le \text{T}_{A} \le 70^{\circ}\text{C}) \text{ (V}_{DD} = 12.0\text{V} \pm 10\%; \text{V}_{SS} = 0\text{V}; -5.7\text{V} \le \text{V}_{BB} \le -4.5\text{V})$

PARAMETER	SYMBOL	TYP	MAX	UNITS	NOTES
Input Capacitance (A ₀ -A ₆), D _{IN}	C _{I1}	4	5	pF	15
Input Capacitance RAS, CAS, WRITE	CI2	8	10	pF	15
Output Capacitance (DOUT)	C ₀	5	7	pF	15,16

DESCRIPTION (continued)

System oriented features include ± 10% tolerance on all power supplies, direct interfacing capability with high performance logic families such as Schottky TTL, maximum input noise immunity to minimize "false triggering" of the inputs (a common cause of soft errors), on-chip address and data registers which eliminate the need for interface registers, and two chip select methods to allow the user to determine the appropriate speed/power characteristics of his memory system. The MK4108 also incorporates several flexible timing/operating modes. In addition to the usual read and write cycles, the MK4108 is capable of "RAS-only" refresh. Proper control of the clock inputs (RAS, CAS and WRITE) allows common I/O capability and two dimensional chip selection.

ADDRESSING '

The 13 address bits required to decode 1 of the 8192 cell locations within the MK4108 are multiplexed onto the 7 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks. The first clock, the Row Address Strobe (RAS), latches the 7 row address bits into the chip. The second clock, Column Address Strobe (CAS), subsequently latches the 6 column addresses (A1-A6) into the chip. At Column Address Strobe time, A0 (pin 5) is used to determine the proper functional half (upper or lower) of the 16K matrix. A0 at this time must be at the level specified by the MK4108 dash number. If an MK4108-40 is utilized A0 must be at a logic 0 (0.8V max). If an MK4108-41 is utilized A0 must

be taken to a logic 1 (2.2V min). The other 6 address bits used for column addresses (A1-A6) function normally (see MK4116-2/3 data sheet). Each of these signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal clocks. The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the CAS clock sequence are inhibited until the occurrence of a delayed signal derived from the RAS clock chain. This "gated CAS" feature allows the CAS clock to be externally activated as soon as the Row Address Hold Time specification (tRAH) has been satisfied and the address inputs have been changed from Row address to Column address information.

Note that $\overline{\text{CAS}}$ can be activated at any time after tRAH and it will have no effect on the worst case data access time (tRAC) up to the point in time when the delayed row clock no longer inhibits the remaining sequence of column clocks. Two timing endpoints result from the internal gating of $\overline{\text{CAS}}$ which are called tRCD (min) and tRCD (max). No data storage or reading errors will result if $\overline{\text{CAS}}$ is applied to the MK4108 at a point in time beyond the tRCD (max) limit. However, access time will then be determined exclusively by the access time from $\overline{\text{CAS}}$ (tCAC) rather than from $\overline{\text{RAS}}$ (tRAC), and access time from $\overline{\text{RAS}}$ will be lengthened by the amount that tRCD exceeds the tRCD (max) limit.

NOTE: THIS SUPPLEMENTAL DATA SHEET SHOULD BE USED IN CONJUNCTION WITH THE MK4116(P)-2/3 DATA SHEET.

MOSTEK

16,384 X 1-BIT DYNAMIC RAM

MK4116(P/N)-2/3

FEATURES

- Recognized industry standard 16-pin configuration from MOSTEK
- 150ns access time, 375ns cycle (MK 4116-2)
 200ns access time, 375ns cycle (MK 4116-3)
- \Box ± 10% tolerance on all power supplies (+12V, ±5V)
- ☐ Low power: 462mW active, 20mW standby (max)
- Output data controlled by CAS and unlatched at end of cycle to allow two dimensional chip selection and extended page boundary

DESCRIPTION

The MK 4116 is a new generation MOS dynamic random access memory circuit organized as 16,384 words by 1 bit. As a state-of-the-art MOS memory device, the MK 4116 (16K RAM) incorporates advanced circuit techniques designed to provide wide operating margins, both internally and to the system user, while achieving performance levels in speed and power previously seen only in MOSTEK's high performance MK 4027 (4K RAM).


The technology used to fabricate the MK 4116 is MOSTEK's double-poly, N-channel silicon gate, POLY II® process. This process, coupled with the use of a single transistor dynamic storage cell, provides the maximum possible circuit density and reliability, while maintaining high performance

- Common I/O capability using "early write" operation
- Read-Modify-Write, RAS-only refresh, and Pagemode capability
- ☐ All inputs TTL compatible, low capacitance, and protected against static charge
- ☐ 128 refresh cycles
- □ ECL compatible on VBB power supply (-5.7V)


capability. The use of dynamic circuitry throughout, including sense amplifiers, assures that power dissipation is minimized without any sacrifice in speed or operating margin. These factors combine to make the MK 4116 a truly superior RAM product.

Multiplexed address inputs (a feature pioneered by MOSTEK for its 4K RAMS) permits the MK 4116 to be packaged in a standard 16-pin DIP. This recognized industry standard package configuration, while compatible with widely available automated testing and insertion equipment, provides highest possible system bit densities and simplifies system upgrade from 4K to 16K RAMs for new generation applications. Non-critical clock timing requirements allow use of the multiplexing technique while maintaining high performance.

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



PIN NAMES

A0-A6 ADDRESS INPUTS COLUMN ADDRESS STROBE DIN DATA IN POUT BAS DATA OUT ROW ADDRESS STROBE WRITE READ/WRITE INPUT V_{BB} POWER (~5V) Vcc POWER (+5V) VDD POWER (+12V) GROUND

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to VBB
Voltage on VDD, VCC supplies relative to VSS1.0V to +15.0V
VBB-VSS (VDD-VSS>0V)
Operating temperature, TA (Ambient)0°C to + 70°C
Storage temperature (Ambient) Ceramic
Storage temperature, (Ambient) Plastic55°C to +125°C
Short circuit output current
Power dissipation

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS⁶

 $(0^{\circ}C \leq T_{A} \leq 70^{\circ}C)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDD VCC VSS VBB	10.8 4.5 0 -4.5	12.0 5.0 0 —5.0	13.2 5.5 0 -5.7	Volts Volts Volts Volts	2 2,3 2 2
Input High (Logic 1) Voltage, RAS, CAS, WRITE	VIHC	2.4	_	7.0	Volts	2
Input High (Logic 1) Voltage, all inputs except RAS, CAS WRITE	ViH	2.2	_	7.0	Volts	2
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	_	.8	Volts	2

DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \le TA \le 70^{\circ}C)$ (VDD = 12.0V ± 10%; VCC = 5.0V ±10%; -5.7V \le VBB \le -4.5V; VSS = 0V)

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT Average power supply operating current (RAS, CAS cycling; tRC = tRC Min	IDD1 ICC1 IBB1		35 200	mA μA	4 5
STANDBY CURRENT Power supply standby current (RAS = VIHC, DOUT = High Impedance)	IDD2 ICC2 IBB2	-10	1.5 10 100	mA μA μA	
REFRESH CURRENT Average power supply current, refresh mode (RAS cycling, CAS = VIHC; tRC = tRC Min	I _{DD3} I _{CC3} I _{BB3}	-10	25 10 200	mA μA μA	4
PAGE MODE CURRENT Average power supply current, page-mode operation (RAS = V _{IL} , CAS cycling; tPC = tPC Min	I _{DD4} I _{CC4} I _{BB4}		27 200	mA μA	4 5
INPUT LEAKAGE Input leakage current, any input $(V_{BB} = -5V, 0V \le V_{IN} \le +7.0V, all other pins not under test = 0 volts)$	fi(L)	-10	10	μΑ	
OUTPUT LEAKAGE Output leakage current (DOUT is disabled, $0V \le V_{OUT} \le +5.5V$)	I _{O(L)}	-10	10	μΑ	
OUTPUT LEVELS Output high (Logic 1) voltage (IOUT = -5mA)	VOH	2.4		Volts	3
Output low (Logic 0) voltage (IOUT = 4.2 mA)	VOL		0.4	Volts	

NOTES:

- T_A is specified here for operation at frequencies to t_{RC} ≥ t_{RC} (min). Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible, however, provided AC operating parameters are met. See figure 1 for derating curve.
- All voltages referenced to V_{SS}.
- Output voltage will swing from V_{SS} to V_{CC} when activated with no current loading. For purposes of maintaining data in standby
- mode, VCC may be reduced to VSS without affecting refresh operations or data retention. However, the VOH (min) specification is not guaranteed in this mode.
- I_{DD1}, I_{DD3}, and I_{DD4} depend on cycle rate. See figures 2,3, and 4 for I_{DD} limits at other cycle rates.
- I_{CC1} and I_{CC4} depend upon output loading. During readout of high level data V_{CC} is connected through a low impedance (135½ typ) to data out. At all other times I_{CC} consists of leakage currents only.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (6,7,8) $(0 \text{ °C} \le T_A \le 70 \text{ °C})^1 (V_{DD} = 12.0 \text{V} \pm 10 \text{%}; V_{CC} = 5.0 \text{V} \pm 10 \text{%}, V_{SS} = 0 \text{V}, V_{BB} = -5.7 \text{V} \le \text{VBB} \le -4.5 \text{V})$

		MK 4116-2		MK 4116-3		3	
PARAMETER	SYMBOL	MIN	MAX		MAX	UNITS	NOTES
Random read or write cycle time	tRC	375		375		ns	9
Read-write cycle time	tRWC	375		375		ns	9
Read modify write cycle time	tRMW	320		405		ns	9
Page mode cycle time	tPC	170		225		ns	9
Access time from RAS	tRAC		150		200	ns	10,12
Access time from CAS	tCAC		100		135	ns	11,12
Output buffer turn-off delay	tOFF	0	40	0	50	ns	13
Transition time (rise and fall)	tΤ	3	35	3	50	ns	8
RAS precharge time	tRP	100		120		ns	
RAS pulse width	tRAS	150	10,000	200	10,000	ns	
RAS hold time	tRSH	100		135		ns	
CAS hold time	tCSH	150	3.5 E	200		ns	
CAS pulse width	tCAS	100	10,000	135	10,000	ns	
RAS to CAS delay time	tRCD	20	50	25	65	ns	14
CAS to RAS precharge time	tCRP	-20		-20		ns	
Row Address set-up time	tASR	0		0		ns	
Row Address hold time	tRAH	20		25		ns	
Column Address set-up time	tASC	-10		-10		ns	
Column Address hold time	^t CAH	45		55		ns	
Column Address hold time referenced to RAS	^t AR	95		120		ns	
Read command set-up time	tRCS	0		0		ns	
Read command hold time	tRCH	0		0		ns	
Write command hold time	tWCH	45		55		ns	
Write command hold time referenced to RAS	twcr	95		120		ns	
Write command pulse width	tWP	45		55	-	ns	
Write command to RAS lead time	tRWL	50		70		ns	
Write command to CAS lead time	tCWL	50		70		ns	
Data-in set-up time	tDS	0		0		ns	15
Data-in hold time	tDH	45		55		ns	15
Data-in hold time referenced to RAS	tDHR	95		120	41	ns	
CAS precharge time (for page-mode cycle only)	tCP	60		80		ns	
Refresh period	tREF		2		2	ms	
WRITE command set-up time	twcs	-20		-20		ns	16
CAS to WRITE delay	tCWD	60		80		ns	16
RAS to WRITE delay	tRWD	110		145		ns	16

NOTES (Continued)

- Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- 7. AC measurements assume tT = 5ns.
- VIHC (min) or VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also transition times are measured between VIHC or VIH and VIL.
- The specifications for tRC (min) tRMW (min) and tRWC (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C \leq TA \leq 70°C) is assured
- 10. Assumes that tRCD ≤ tRCD (Max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
- Assumes that tRCD (max).
- 11. 12. Measured with a load equivalent to 2 TTL loads and 100pF.
- tOFF (max) defines the time at which the output achieves the open circuit 13. condition and is not referenced to output voltage levels.

- 14 Operation within the tRCD (max) limit insures that tRAC (max) can be met. tRCD (max) is specified as a reference point only if tRCD is greater than the specified tRCD (max) limit, then access time is controlled exclusively by tCAC.
- These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.
- tWCS, tCWD and tRWD are restrictive operating parameters in read write and read modify write cycles only. If tWCS ≥ tWCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If tCWD ≥ tCWD (min) and tRWD ≥ tRWD (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell; If neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- Effective capacitance calculated from the equation $C = \frac{1\Delta t}{\Delta V}$ 17. △V with
- △ = 3 volts and power supplies at nominal levels. CAS = VIHC to disable DOUT.

AC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}\text{C} \le \text{T}_{A} \le 70^{\circ}\text{C}) \text{ (V}_{DD} = 12.0\text{V} \pm 10\%; \text{V}_{SS} = 0\text{V}; \text{V}_{BB} = -5.7\text{V} \le \text{VBB} \le -4.5\text{V})$

PARAMETER	SYMBOL	TYP	MAX	UNITS	NOTES
Input Capacitance (A ₀ —A ₆), D _{IN}	C _{I1}	4	5	pF	17
Input Capacitance RAS, CAS, WRITE	C ₁₂	8	10	pF	17
Output Capacitance (DOUT)	C ₀	5	7	pF	17,18




Fig. 1 Maximum ambient temperature versus cycle rate for extended frequency operation. T_A (max) for operation at cycling rates greater than 2.66 MHz ($t_{CYC} \le 375ns$) is determined by T_A (max) $^{\circ}$ C = 70–9.0 x (cycle rate MHz –2.66) for -3. T_A (max) $^{\circ}$ C = 70–9.0 x cycle rate MHz –3.125MHz) for -2 only.




Fig. 3 Maximum I_{DD3} versus cycle rate for device operation at extended frequencies. I_{DD3} (max) curve is defined by the equation:

 $I_{DD3}(max)$ mA = 10 + 6.5 x cycle rate [MHz] for -3 $I_{DD3}(max)$ mA = 10 + 5.5 x cycle rate [MHz] for -2

CYCLE TIME tRC(ns)




Fig. 2 Maximum I_{DD1} versus cycle rate for device operation at extended frequencies. I_{DD1} (max) curve is defined by the equation:

 I_{DD1} (max) mA = 10 + 9.4 x cycle rate [MHz] for -3 I_{DD1} (max) mA = 10 + 8.0 x cycle rate [MHz] for -2

CYCLE TIME tpc(ns)






Fig. 4 Maximum I $_{DD4}$ versus cycle rate for device operation in page mode. I $_{DD4}$ (max) curve is defined by the equation:

 I_{DD4} (max) mA = 10 + 3.75 x cycle rate [MHz] for -3 I_{DD4} (max) mA = 10 + 3.2 x cycle rate [MHz] for -2


READ CYCLE




WRITE CYCLE (EARLY WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE












PAGE MODE WRITE CYCLE



DESCRIPTION (continued)

System oriented features include ± 10% tolerance on all power supplies, direct interfacing capability with high performance logic families such as Schottky TTL, maximum input noise immunity to minimize "false triggering" of the inputs (a common cause of soft errors), on-chip address and data registers which eliminate the need for interface registers, and two chip select methods to allow the user to determine the appropriate speed/power characteristics of his memory system. The MK 4116 also incorporates several flexible timing/operating modes. In addition to the usual read, write, and read-modify-write cycles, the MK 4116 is capable of delayed write cycles, page-mode operation and RAS-only refresh. Proper control of the clock inputs(RAS, CAS and WRITE) allows common I/O capability, two dimensional chip selection, and extended page boundaries (when operating in page mode).

ADDRESSING

The 14 address bits required to decode 1 of the 16,384 cell locations within the MK 4116 are multi-plexed onto the 7 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks. The first clock, the Row Address Strobe (RAS), latches the 7 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 7 column address bits into the chip. Each of these signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the CAS clock sequence are inhibited until the occurence of a delayed signal derived from the RAS clock chain. This "gated CAS" feature allows the CAS clock to be externally activated as soon as the Row Address Hold Time specification (tRAH) has been satisfied and the address inputs have been changed from Row address to Column address information.

Note that CAS can be activated at any time after tRAH and it will have no effect on the worst case data access time (tRAC) up to the point in time when the delayed row clock no longer inhibits the remaining sequence of column clocks. Two timing endpoints result from the internal gating of CAS which are called tRCD (min) and tRCD (max). No data storage or reading errors will result if CAS is applied to the MK 4116 at a point in time beyond the tRCD (max) limit. However, access time will then be determined exclusively by the access time from CAS (tCAC) rather than from RAS (tRAC), and access time from RAS will be lengthened by the amount that tRCD exceeds the tRCD (max) limit.

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and \overline{CAS} while \overline{RAS} is active. The later of the signals (WRITE or \overline{CAS}) to make its negative transition is the strobe for the Data In (DIN) register. This permits several options in the write cycle timing. In a write cycle, if the \overline{WRITE} input is brought low (active)

prior to CAS, the DIN is strobed by CAS, and the set-up and hold times are referenced to CAS. If the input data is not available at CAS time or if it is desired that the cycle be a read-write cycle. the WRITE signal will be delayed until after CAS has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than CAS. (To illustrate this feature, DIN is referenced to WRITE in the timing diagrams depicting the read write and page-mode write cycles while the "early write" cycle diagram shows DIN referenced to CAS).

Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cycle in which CAS is active (low). Data read from the selected cell will be available at the output within the specified access time.

DATA OUTPUT CONTROL

The normal condition of the Data Output (DOUT) of the MK 4116 is the high impedance (open-circuit) state. That is to say, anytime CAS is at a high level, the DOUT pin will be floating. The only time the output will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle. DOUT will remain valid from access time until CAS is taken back to the inactive (high level) condition.

If the memory cycle in progress is a read, read-modify write, or a delayed write cycle, then the data output will go from the high impedance state to the active condition, and at access time will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. Onchaving gone active, the output will remain valid until CAS is taken to the precharge (logic 1) state, whether or not RAS goes into precharge.

If the cycle in progress is an "early-write" cycle (WRITE active before CAS goes active), then the output pin will maintain the high impedance state throughout the entire cycle. Note that with this type of output configuration, the user is given full control of the DOUT pin simply by controlling the placement of WRITE command during a write cycle, and the pulse width of the Column Address Strobe during read operations. Note also that even though data is not latched at the output, data can remain valid from access time until the beginning of a subsequent cycle without paying any penalty in overall memory cycle time (stretching the cycle).

This type of output operation results in some very significant system implications.

Common I/O Operation — If all write operations are handled in the "early write" mode, then DIN can be connected directly to DOUT for a common I/O data bus

Data Output Control — DOUT will remain valid during a read cycle from tCAC until \overline{CAS} goes back to a high level (precharge), allowing data to be valid from one cycle up until a new memory cycle begins with no penalty in cycle time. This also makes the $\overline{RAS}/\overline{CAS}$ clock timing relationship very flexible.

Two Methods of Chip Selection - Since DOUT

is not latched, \overline{CAS} is not required to turn off the outputs of unselected memory devices in a matrix. This means that both \overline{CAS} and/or \overline{RAS} can be decoded for chip selection. If both \overline{RAS} and \overline{CAS} are decoded, then a two dimensional (X,Y) chip select array can be realized.

Extended Page Boundary — Page-mode operation allows for successive memory cycles at multiple column locations of the same row address. By decoding CAS as a page cycle select signal, the page boundary can be extended beyond the 128 column locations in a single chip. (See page-mode operation).

OUTPUT INTERFACE CHARACTERISTICS

The three state data output buffer presents the data output pin with a low impedance to VCC for a logic 1 and a low impedance to VSS for a logic 0. The effective resistance to VCC (logic 1 state) is 420 Ω maximum and 135 Ω typically. The resistance to VSS (logic 0 state) is 95 Ω maximum and 35 Ω typically. The separate VCC pin allows the output buffer to be powered from the supply voltage of the logic to which the chip is interfaced. During battery standby operation, the VCC pin may have power removed without affecting the MK 4116 refresh operation. This allows all system logic except the RAS timing circuitry and the refresh address logic to be turned off during battery standby to conserve power.

PAGE MODE OPERATION

The "Page Mode" feature of the MK 4116 allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the RAS signal at a logic 0 throughout all successive memory cycles in which the row address is common. This "page-mode" of operation will not dissipate the power associated with the negative going edge of RAS. Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times.

The page boundary of a single MK 4116 is limited to the 128 column locations determined by all combinations of the 7 column address bits. However, in system applications which utilize more than 16,384 data words, (more than one 16K memory block), the page boundary can be extended by using CAS rather than RAS as the chip select signal. RAS is applied to all devices to latch the row address into each device and then CAS is decoded and serves as a page cycle select signal. Only those devices which receive both RAS and CAS signals will execute a read or write cycle.

REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 128 row addresses within each 2 millisecond time interval. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with "RAS-only" cycles. RAS-only refresh results in a substantial reduction in operating power. This reduction in power is reflected in the IDD3 specification.

POWER CONSIDERATIONS

Most of the circuitry used in the MK 4116 is dynamic and most of the power drawn is the result of an address strobe edge. Consequently, the dynamic power is primarily a function of operating frequency rather than active duty cycle (refer to the MK 4116 current waveforms in figure 5). This current characteristic of the MK 4116 precludes inadvertent burn out of the device in the event that the clock inputs become shorted to ground due to system malfunction.

Although no particular power supply noise restriction exists other than the supply voltages remain within the specified tolerance limits, adequate decoupling should be provided to suppress high frequency noise resulting from the transient current of the device. This insures optimum system performance and reliability. Bulk capacitance requirements are minimal since the MK 4116 draws very little steady state (DC) current.

In system applications requiring lower power dissipation, the operating frequency (cycle rate) of the MK 4116 can be reduced and the (guaranteed maximum) average power dissipation of the device will be lowered in accordance with the IDD1 (max) spec limit curve illustrated in figure 2. NOTE: The MK 4116 family is guaranteed to have a maximum IDD1 requirement of 35mA@375ns cycle (320ns cycle for the -2) with an ambient temperature range from 0° to 70°C. A lower operating frequency, for example 1 microsecond cycle, results in a reduced maximum Idd1 requirement of under 20mA with an ambient temperature range from 0° to 70°C.

It is possible the MK4116 family (-2 and 3 speed selections for example) at frequencies higher than specified, provided all AC operating parameters are met. Operation at shorter cycle times (<tRC min) results in higher power dissipation and, therefore, a reduction in ambient temperature is required. Refer to Figure 1 for derating curve.

NOTE: Additional power supply tolerance has been included on the VBB supply to allow direct interface capability with both -5V systems -5.2V ECL systems.



Fig. 5 Typical Current Waveforms

Although \overline{RAS} and/or \overline{CAS} can be decoded and used as a chip select signal for the MK 4116, overall system power is minimized if the Row Address Strobe (\overline{RAS}) is used for this purpose. All unselected devices (those which do not receive a \overline{RAS}) will remain in a low power (standby) mode regardless of the state of \overline{CAS} .

POWER UP


The MK 4116 requires no particular power supply sequencing so long as the Absolute Maximum Rating Conditions are observed. However, in order to insure compliance with the Absolute Maximum Ratings, MOSTEK recommends sequencing of power supplies


such that VBB is applied first and removed last. VBB should never be more positive than VSS when power is applied to VDD.


Under system failure conditions in which one or more supplies exceed the specified limits significant additional margin against catastrophic device failure may be achieved by forcing RAS and CAS to the inactive state (high level).


After power is applied to the device, the MK 4116 requires several cycles before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.


TYPICAL CHARACTERISTICS




















































16,384 x 1-BIT DYNAMIC RAM

MK4116(P/N)-4

FEATURES

- □ Recognized industry standard 16-pin configuration from MOSTEK
- ☐ 250ns access time, 410ns cycle
- \Box ± 10% tolerance on all power supplies (+12V, ±5V)
- ☐ Low power: 462mW active, 20mW standby (max)
- Output data controlled by CAS and unlatched at end of cycle to allow two dimensional chip selection and extended page boundary

DESCRIPTION

The MK 4116 is a new generation MOS dynamic random access memory circuit organized as 16,384 words by 1 bit. As a state-of-the-art MOS memory device, the MK 4116 (16K RAM) incorporates advanced circuit techniques designed to provide wide operating margins, both internally and to the system user, while achieving performance levels in speed and power previously seen only in MOSTEK's high performance MK 4027 (4K RAM).


The technology used to fabricate the MK 4116 is MOSTEK's double-poly, N-channel silicon gate, POLY II® process. This process, coupled with the use of a single transistor dynamic storage cell, provides the maximum possible circuit density and reliability, while maintaining high performance

- ☐ Common I/O capability using "early write" operation
- ☐ Read-Modify-Write, RAS-only refresh, and Pagemode capability
- ☐ All inputs TTL compatible, low capacitance, and protected against static charge
- ☐ 128 refresh cycles (2 msec refresh interval)
- ☐ ECL compatible on VBB power supply (-5.7V)


capability. The use of dynamic circuitry throughout, including sense amplifiers, assures that power dissipation is minimized without any sacrifice in speed or operating margin. These factors combine to make the MK 4116 a truly superior RAM product.

Multiplexed address inputs (a feature pioneered by MOSTEK for its 4K RAMS) permits the MK 4116 to be packaged in a standard 16-pin DIP. This recognized industry standard package configuration, while compatible with widely available automated testing and insertion equipment, provides highest possible system bit densities and simplifies system upgrade from 4K to 16K RAMs for new generation applications. Non-critical clock timing requirements allow use of the multiplexing technique while maintaining high performance.

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



PIN NAMES

Ao-A6 ADDRESS INPUTS COLUMN ADDRESS STROBE D_{IN} DATA IN POUT RAS DATA OUT ROW ADDRESS STROBE WRITE READ/WRITE INPUT POWER (-5V) V_{BB} V_{CC} POWER (+5V) VDD POWER (+12V) Vss GROUND

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to VBB
Voltage on VDD, VCC supplies relative to VSS1.0V to +15.0V
VBB-VSS (VDD-VSS>0V)
Operating temperature, TA (Ambient)
Storage temperature (Ambient) (Ceramic)65°C to + 150°C
Storage temperature (Ambient) (Plastic)55°C to + 125°C
Short circuit output current
Power dissipation 1 Watt

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS $(0^{\circ}C \leq T_{A} \leq 70^{\circ}C)^{1}$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDD VCC VSS VBB	10.8 4.5 0 -4.5	12.0 5.0 0 -5.0	13.2 5.5 0 -5.7	Volts Volts Volts Volts	1 1,2 1 1
Input High (Logic 1) Voltage, RAS, CAS, WRITE	VIHC	2.4	-	7.0	Volts	1
Input High (Logic 1) Voltage, all inputs except RAS, CAS WRITE	ViH	2.2	_	7.0	Volts	1
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	-	.8	Volts	1

DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}\text{C} \le \text{TA} \le 70^{\circ}\text{C})^{1} \text{ (V}_{DD} = 12.0\text{V} \pm 10\%; \text{V}_{CC} = 5.0\text{V} \pm 10\%; -5.7\text{V} \le \text{V}_{BB} \le -4.5; \text{V}_{SS} = 0\text{V})$

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT Average power supply operating current (RAS, CAS cycling; tBC = 410ns)	IDD1 ICC1 IBB1		35 200	mA μA	3 4
STANDBY CURRENT Power supply standby current (RAS = VIHC, DOUT = High Impedance)	IDD2 ICC2 IBB2	-10	1.5 10	mA μA μA	
REFRESH CURRENT Average power supply current, refresh mode (RAS cycling, CAS = VIHC; tRC = 410ns)	IDD3 ICC3 IBB3	-10	27 10	mΑ μΑ μΑ	3
PAGE MODE CURRENT Average power supply current, page-mode operation (RAS = V _L , CAS cycling; tPC = 275ns)	IDD4 ICC4 IBB4		27	mA μA	3 4
INPUT LEAKAGE Input leakage current, any input $(V_{BB} = -5V, \ 0V \le V_{IN} \le +7.0V, \ all \ other$ pins not under test = 0 volts)	II(L)	-10	10	μΑ	
OUTPUT LEAKAGE Output leakage current (DOUT is disabled, $0V \le V_{OUT} \le +5.5V$)	¹ 0(L)	-10	10	μΑ	
OUTPUT LEVELS Output high (Logic 1) voltage (IOUT = -5mA)	Voн	2.4		Volts	3
Output low (Logic 0) voltage (IOUT = 4.2 mA)	VOL		0.4	Volts	

NOTES:

operations or data retention. However, the $\rm V_{\mbox{\scriptsize OH}}$ (min) specification is not guaranteed in this mode.

^{1.} All voltages referenced to V_{SS}.

^{2.} Output voltage will swing from VSS to VCC when activated with no current loading. For purposes of maintaining data in standby mode, VCC may be reduced to VSS without affecting refresh

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (5,6,7)

 $(0^{\circ}\text{C} \le \text{TA} \le 70^{\circ}\text{C}) \text{ V}_{DD} = 12.0 \text{V} \pm 10\%; \text{ V}_{CC} = 5.0 \text{V} \pm 10\%; \text{ V}_{SS} = 0 \text{V}, -5.7 \text{V} \le \text{V}_{BB} \le -4.5 \text{V})$

DARAMETER	CVMDO	MIN	116-4 MAX	UNITS	NOTES	
PARAMETER	SYMBOL		WAX		NOTES	
Random read or write cycle time	tRC	410		ns	-	
Read-write cycle time	tRWC	425		ns		
Read Modify Write	tRMW	500		ns		
Page mode cycle time	tPC	275		ns		
Access time from RAS	tRAC		250	ns	8,10	
Access time from CAS	tCAC		165	ns	9,10	
Output buffer turn-off delay	tOFF	0	60	ns	11	
Transition time (rise and fall)	tŢ	3	50	ns	7	
RAS precharge time	tRP	150		ns		
RAS pulse width	tRAS	250	10000	ns		
RAS hold time	tRSH	165		ns		
CAS pulse width	tCAS	165	10000	ns		
CAS hold time	tCSH	250		ns		
RAS to CAS delay time	tRCD	35	85	ns	12	
CAS to RAS precharge time	tCRP	-20		ns		
Row Address set-up time	tASR	0		ns		
Row Address hold time	tRAH	35		ns		
Column Address set-up time	tASC	-10		ns		
Column Address hold time	^t CAH	75		ns		
Column Address hold time referenced to RAS	^t AR	160		ns		
Read command set-up time	tRCS	0		ns		
Read command hold time	tRCH	0		ns		
Write command hold time	tWCH	75		ns		
Write command hold time referenced to RAS	twcr	160		ns		
Write command pulse width	tWP	75		ns		
Write command to RAS lead time	^t RWL	85		ns		
Write command to CAS lead time	tCWL	85		ns		
Data-in set-up time	tDS	0		. ns	13	
Data-in hold time	tDH	75		ns	13	
Data-in hold time referenced to RAS	^t DHR	160		ns		_
CAS precharge time (for page-mode cycle only)	tCP	100		ns		
Refresh period	tREF		2	ms		
WRITE command set-up time	twcs	-20		ns	14	
CAS to WRITE delay	tCWD	90		ns	14	
RAS to WRITE delay	tRWD	175		ns	14	

 IDD1, IDD3, and IDD4 depend on cycle rate. The maximum specified current values are for tRC=410ns and tpC=275ns. IDD limit at other cycle rates are determined by the following equattions:

 $\begin{array}{ll} I_{DD1} \; (max) \; [MA] = 10 + 10.25 \; x \; cycle \; rate \; [MHz] \\ I_{DD3} \; \; (max) \; [MA] = 10 + 7 \; x \; cycle \; rate \; [MHz] \\ I_{DD4} \; (max) \; [MA] = 10 + 4.7 \; x \; cycle \; rate \; [MHz] \\ \end{array}$

- I_{CC1} and I_{CC4} depend upon output loading. During readout of high level data V_{CC} is connected through a low impedance (135 typ) to data out. At all other times I_{CC} consists of leakage currents only.
- Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- 6. AC measurements assume t_T=5ns.
- V_{IHC} (min) or V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IHC} or V_{IH} and V_{IL}.
- Assumes that t_{RCD} ≤ t_{RCD} (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- 10. Measured with a load equivalent to 2 TTL loads and 100pF.

- t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 12. Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.
- 14. tWCS, tCWD and tRWD are restrictive operating parameters in read write and read modify write cycles only. If tWCS ≥ tWCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If tCWD ≥ tCWD (min) and tRWD ≥ tRWD (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell; If neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- 15. Effective capacitance calculated from the equation $C\equiv \frac{1}{\triangle_V}$ with $\triangle_V=3$ volts and power supplies at nominal levels.
- 16. $\overline{CAS} = V_{IHC}$ to disable D_{OUT} .

AC ELECTRICAL CHARACTERISTICS

 $(0^{\circ} \text{C} \le \text{TA} \le 70^{\circ} \text{C}) \text{ (VDD} = 12.0 \text{V} \pm 10\%; \text{VSS} = 0 \text{V}, -5.7 \text{V} \le \text{VBB} \le -4.5 \text{V})$

PARAMETER	SYMBOL	TYP	MAX	UNITS	NOTES
Input Capacitance (A ₀ -A ₆), D _{IN}	C _{I1}	4	5	pF	17
Input Capacitance RAS, CAS, WRITE	CI2	8	10	pF	17
Output Capacitance (DOUT)	C ₀	5	7	pF	17,18

DESCRIPTION (continued)

System oriented features include ± 10% tolerance on all power supplies, direct interfacing capability with high performance logic families such as Schottky TTL, maximum input noise immunity to minimize "false triggering" of the inputs (a common cause of soft errors), on-chip address and data registers which eliminate the need for interface registers, and two chip select methods to allow the user to determine the appropriate speed/power characteristics of his

memory system. The MK 4116 also incorporates several flexible timing/operating modes. In addition to the usual read, write, and read-modify-write cycles, the MK 4116 is capable of delayed write cycles, page-mode operation and RAS-only refresh. Proper control of the clock inputs(RAS, CAS and WRITE) allows common I/O capability, two dimensional chip selection, and extended page boundaries (when operating in page mode).

SUPPLEMENTAL DATA SHEET TO BE USED IN CONJUNCTION WITH MOSTEK MK4116(P/N)-2/3 DATA SHEET.



16,384 x 1-BIT DYNAMIC RAM

MK4516

FEATURES

- ☐ Recognized industry standard 16-pin configuration from Mostek
- \Box Single +5V (±10%) supply operation.
- On chip substrate bias generator for optimum performance.
- Active power 200mW typical Standby power 10mW typical
- ☐ Sub 100 nsec access time
- ☐ Common I/O capability using "early write"

- □ 128 refresh cycles (2 msec).
- Read, Write, Read-Write, Read-Modify-Write and Page-Mode capability
- ☐ All inputs TTL compatible, low capacitance, and are protected against static charge
- ☐ Scaled Poly 5[™] technology
- ☐ Pin Compatible with the MK4164 (64K RAM)
- □ New feature on Pin 1



DESCRIPTION

The MK4516 is a single +5V power supply version of the industry standard MK4116, 16384 x 1 bit dynamic RAM.

The high performance features of the MK4516 are achieved by state-of-the-art circuit design techniques as well as utilization of Mostek's "Scaled Poly 5" process technology. Features include access times starting where the current generation 16K RAMs leave off, 200mW power dissipation, TTL compatability, and +5V only operation.


The MK4516 is capable of a variety of operations including READ, WRITE, READ-WRITE, READ-MODIFY-WRITE and REFRESH. It operates in the same manner as the popular MK4116 except for the output control. The output control of the MK4516 can be held valid indefinitely by holding CAS active low. This is quite useful since a refresh cycle can be performed while holding data valid from the previous cycle.

Timing characteristics of the MK4516 will be similar to those of the MK4116.


The MK4516 is designed to be compatible with the JEDEC standards for the 64K x 1 dynamic RAM. The MK4516 is intended to extend the life cycle of the 16K RAM, as well as create new applications due to its superior performance. The compatability with the MK4164 will also permit a common board design to service both the MK4516 and MK4164 (64K RAM) designs. The MK4516 will therefore permit a smoother transition to the 64K RAM as the industry standard MK4027 did for the MK4116.

The user, requiring only a small memory size, need no longer pay the three power supply penalty for achieving the economics of using dynamic RAM over static RAM when using this new generation device.

SECOND GENERATION MK4116



PIN OUT



*Special feature to be announced

32,768×1-BIT DYNAMIC RAM

MK4332(P)-3

FEATURES

- ☐ Utilizes two industry standard MK 4116 devices in ☐ an 18-pin package configuration ☐
- □ 200ns access time, 375ns cycle (MK 4116-3)
- ☐ Separate RAS, CAS Clocks
- \pm 10% tolerance on all power supplies (+12V, \pm 5V)
- ☐ Low power: 482mW active, 40mW standby (max)
- Output data controlled by CAS and unlatched at end of cycle to allow two dimensional chip selection and extended page boundary

DESCRIPTION

The MK 4332 is a new generation MOS dynamic random access memory circuit organized as 32,768 words by 1 bit. As a state-of-the-art MOS memory device, the MK4332 (32K RAM) incorporates advanced circuit techniques designed to provide wide operating margins, both internally and to the system user


The technology used to fabricate the MK 4332 is MOSTEK's double-poly, N-channel silicon gate, POLY II process. This process, coupled with the use of a single transistor dynamic storage cell, provides the maximum possible circuit density and reliability, while maintaining high performance capability. The use of dynamic circuitry throughout, including sense amplifiers, assures that power

- Common I/O capability using "early write" operation
- Read-Modify-Write, RAS-only refresh, and Pagemode capability
- All inputs TTL compatible, low capacitance, and protected against static charge
- □ 128 refresh cycles for each MK 4116 device in the dual density configuration
- Pin compatible to MK 4116 and MK 4164


dissipation is minimized without any sacrifice in speed or operating margin. These factors combine to make the MK 4332 a truly superior RAM product.

Multiplexed address inputs (a feature pioneered by MOSTEK for its 4K RAMS) permits the MK 4332 to be packaged in a standard 18-pin DIP. This standard package configuration, is compatible with widely available automated testing and insertion equipment, and it provides the highest possible system bit densities and simplifies system upgrade from 16K to 64K RAMs for new generation applications. Non-critical clock timing requirements allow use of the multiplexing technique while maintaining high performance.

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



PIN NAMES

A0:A6 ACAS CODIN DOUT DAS RAS RWRITE RVBB PVCC P

/DD

ADDRESS INPUTS
COLUMN ADDRESS STROBE
DATA IN
DATA OUT
ROW ADDRESS STROBE
READ/WRITE INPUT

POWER (-5V) POWER (+5V) POWER (+12V) GROUND

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to VBB	0.5V to +20V 0V to +15.0V
VBB-VSS (VDD-VSS>0V)	
Operating temperature, TA (Ambient)	
Storage temperature (Ambient)	°C to + 150°C
Short circuit output current	50mA
Power dissipation	1 Watt

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS⁶ (0° C \leq TA \leq 70° C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	V _{DD} Vcc Vss V _{BB}	10.8 4.5 0 -4.5	12.0 5.0 0 —5.0	13.2 5.5 0 —5.7	Volts Volts Volts Volts	2 2,3 2 2
Input High (Logic 1) Voltage, RAS, CAS, WRITE	VIHC	2.4		7.0	Volts	2
Input High (Logic 1) Voltage, all inputs except RAS, CAS WRITE	VIH	2.2		7.0	Volts	2
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	_	.8	Volts	2

DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}\text{C} \leqslant \text{T}_{A} \leqslant 70^{\circ}\text{C}) \quad (\text{V}_{DD} = 12.0\text{V} \pm 10\%; \text{V}_{CC} = 5.0\text{V} \pm 10\%; \text{-}5.7\text{V} \leqslant \text{V}_{BB} \leqslant -4.5\text{V}; \text{ V}_{SS} = 0\text{V})$

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT Average power supply operating current (RAS, CAS cycling; t _{RC} = t _{RC} Min)	IDD1 ICC1 IBB1		36.5 300	mA μA	4,19 5 19
STANDBY CURRENT Power supply standby current (RAS = VIHC, DOUT = High Impedance)	IDD2 ICC2 IBB2	-20	3.0 20 200	mΑ μΑ μΑ	
REFRESH CURRENT Average power supply current, refresh mode (RAS cycling, CAS = V _{IHC} ; t _{RC} = t _{RC} Min)	IDD3	-20	26.5 20 300	m Α μ Α μ Α	4, 19 19
PAGE MODE CURRENT Average power supply current, page-mode operation (RAS = V _L , CAS cycling; tPC = tPC Min)	IDD4 ICC4 IBB4		28.5 300	mA μA	4,19 5 19
INPUT LEAKAGE Input leakage current, any input (VBB = $-5V$, $0V \le V_{1N} \le +7.0V$, all other pins not under test = 0 volts)	II(L)	-20	20	μΑ	
OUTPUT LEAKAGE Output leakage current (D _{OUT} is disabled, $0V \le V_{OUT} \le +5.5V$)	1 ₀ (L)	-20	20	μΑ	
OUTPUT LEVELS Output high (Logic 1) voltage (IOUT = -5mA)	Voн	2.4		Volts	3
Output low (Logic 0) voltage (IOUT = 4.2 mA)	VoL		0.4	Volts	

NOTES:

- T_A is specified here for operation at frequencies to t_{BC} ≥ t_{BC} (min). Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible, however, provided AC operating parameters are met. See figure 1 for derating curve.
- 2. All voltages referenced to V_{SS} .
- Output voltage will swing from V_{SS} to V_{CC} when activated with no current loading. For purposes of maintaining data in standby
- mode, v_{CC} may be reduced to v_{SS} without affecting refresh operations or data retention. However, the v_{OH} (min) specification is not guaranteed in this mode.
- I_{DD1}, I_{DD3}, and I_{DD4} depend on cycle rate. See figures 2,3, and 4 for I_{DD} limits at other cycle rates.
- I_{CC1} and I_{CC4} depend upon output loading. During readout of high level data V_{CC} is connected through a low impedance (135 ½ typ) to data out. At all other times I_{CC} consists of leakage currents only.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (6,7,8) (0 $^{\circ}\text{C} \leqslant \text{T}_{A} \leqslant 70^{\circ}\text{C})^{1} (\text{V}_{DD}$ = 12.0V \pm 10%; V $_{CC}$ = 5.0V \pm 10%, V $_{SS}$ = 0V, -5.7V \leqslant V $_{BB} \leqslant$ -4.5V)

PARAMETER	SYMBOL	MK 4		UNITS	NOTES
Random read or write cycle time	tRC	375	WAX	ns	9
Read-write cycle time	tRWC	375		ns	9
Read modify write cycle time	tRMW	405		ns	9
Page mode cycle time	tPC	225		ns	9
Access time from RAS	tRAC		200	ns	10,12
Access time from CAS	tCAC		135	ns	11,12
Output buffer turn-off delay	tOFF	. 0	50	ns	13
Transition time (rise and fall)	tŢ	3	50	ns	8
RAS precharge time	tRP	120		ns	
RAS pulse width	tRAS	200	10,000	ns	
RAS hold time	tRSH	135		ns	
CAS hold time	tCSH	200		ns	, , , , ,
CAS pulse width	tCAS	135	10,000	ns	
RAS to CAS delay time	tRCD	25	65	ns	14
CAS to RAS precharge time	tCRP	-20		ns	
Row Address set-up time	tASR	0		ns	
Row Address hold time	tRAH	25		ns	
Column Address set-up time	tASC	-10		ns	
Column Address hold time	^t CAH	55		ns	
Column Address hold time referenced to RA3	tAR	120		ns	
Read command set-up time	tRCS	0		ns	
Read command hold time	tRCH	0		ns	
Write command hold time	tWCH	55		ns	
Write command hold time referenced to RAS	tWCR	120		ns	
Write command pulse width	tWP	55		ns	
Write command to RAS lead time	tRWL	70		ns	
Write command to CAS lead time	tCWL	70		ns	
Data-in set-up time	^t DS	0		ns	15
Data-in hold time	^t DH	55		ns	15
Data-in hold time referenced to RAS	^t DHR	120		ns	
CAS precharge time (for page-mode cycle only)	tCP	80		ns	
Refresh period	tREF		2	ms	
WRITE command set-up time	twcs	-20	-	ns	16
CAS to WRITE delay	tCWD	80		ns	16
RAS to WRITE delay	tRWD	145		ns	16

NOTES (Continued)

- Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- 7. AC measurements assume t_T = 5ns.
- V_{IHC} (min) or V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IHC} or V_{IH} and V_{IL}.
- The specifications for t_{RC} (min) t_{RMW} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0 C ≤ T_A ≤ 70 C) is assured.
 Assumes that t_{RCD} ≤ t_{RCD} (max). If t_{RCD} is greater than the maximum recommended.
- Assumes that t_{RCD} ≤ t_{RCD} (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- Measured with a load equivalent to 2 TTL loads and 100pF.
- topp (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.
 - 5. tWCS, TCWD and TRWD are restrictive operating parameters in read write and read modify write cycles only. If TWCS > TWCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if TCWD > TCWD (min) and TRWD > TRWD (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- Effective capacitance calculated from the equation C = 1∆t with ∆V 3 volts and power supplies at nominal levels.
- 18. CAS * V_{IHC} to disable D_{OUT}.
- 19. One 16K RAM is active while the other is in standby mode

AC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C) \text{ (VDD} = 12.0V \pm 10\%; VSS = 0V; -5.7V \le V_{BB} \le -4.5V)$

PARAMETER	SYMBOL	TYP	MAX	UNITS	NOTES
Input Capacitance (A ₀ -A ₆), D _{IN}	C _{I1}	8	10	pF	17
Input Capacitance RAS, CAS,	C ₁₂	8	10	pF	17
Output Capacitance (DOUT)	C ₀	10	14	pF	17, 18
Input Capacitance WRITE	Cl3	16	20	pF	17

AC Characteristics and Timing Diagrams of MK4116-3.




Fig. 1 Maximum ambient temperature versus cycle rate for extended frequency operation. T_A (max) for operation at cycling rates greater than 2.66 MHz (t_{CYC} <375ns) is determined by T_A (max) $^{\circ}$ C = 70–9.0 x (cycle rate MHz –2.66) for -3.





Fig. 3 Maximum I_{DD3} versus cycle rate for device operation at extended frequencies. I_{DD3} (max) curve is defined by the equation:

 $I_{DD3}(max) mA = 10 + 6.5 x cycle rate [MHz] for -3$



CYCLE RATE (MHz)= $10^3/t_{RC}$ (ns) Fig. 2 Maximum I_{DD1} versus cycle rate for device operation at extended frequencies. I_{DD1} (max) curve is defined by the equation:

 I_{DD1} (max) mA = 10 + 9.4 x cycle rate [MHz] for -3






Fig. 4 Maximum I_{DD4} versus cycle rate for device operation in page mode. I_{DD4} (max) curve is defined by the equation:

 I_{DD4} (max) mA = 10 + 3.75 x cycle rate [MHz] for -3


READ CYCLE



WRITE CYCLE (EARLY WRITE)





READ-WRITE/READ-MODIFY-WRITE CYCLE




"RAS-ONLY" REFRESH CYCLE

NOTE: CAS = VIHC, WRITE = Don't Care





PAGE MODE WRITE CYCLE



DESCRIPTION (continued)

System oriented features include ± 10% tolerance on all power supplies, direct interfacing capability with high performance logic families such as Schottky TTL, maximum input noise immunity to minimize "false triggering" of the inputs (a common cause of soft errors), on-chip address and data registers which eliminate the need for interface registers, and two chip select methods. The MK 4332 also incorporates several flexible timing/operating modes. In addition to the usual read, write, and read-modify-write cycles, the MK 4332 is capable of delayed write cycles, page-mode operation and RAS-only refresh. Proper control of the clock inputs(RAS, CAS and WRITE) allows common I/O capability, two dimensional chip selection, and extended page boundaries (when operating in page mode).

ADDRESSING

User access of a unique memory location is accomplished by multiplexing 14 address bits onto 7 address inputs and by proper control of the RAS and CAS clocks in a manner identical to operation of the MK 4116 in a memory array board. The 14 address bits required to decode 1 of the 16,384 cell locations within each MK 4116 are multiplexed onto the 7 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks. The first clock, the Row Address Strobe (RAS), latches the 7 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 7 column address bits into the chip. Each of these signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal clocks. The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the CAS clock sequence are inhibited until the occurence of a delayed signal derived from the RAS clock chain. This "gated CAS" feature allows the CAS clock to be externally activated as soon as the Row Address Hold Time specification (tRAH) has been satisfied and the address inputs have been changed from Row address to Column address information.

Note that $\overline{\text{CAS}}$ can be activated at any time after tRAH and it will have no effect on the worst case data access time (tRAC) up to the point in time when the delayed row clock no longer inhibits the remaining sequence of column clocks. Two timing endpoints result from the internal gating of $\overline{\text{CAS}}$ which are called tRCD (min) and tRCD (max). No data storage or reading errors will result if $\overline{\text{CAS}}$ is applied to the MK 4332 at a point in time beyond the tRCD (max) limit. However, access time will then be determined exclusively by the access time from $\overline{\text{CAS}}$ will be lengthened by the amount that tRCD exceeds the tRCD (max) limit.

DATA INPUT/OUTPUT

Data to be written into a selected cell is <u>latched</u> into an on-chip register by a combination of WRITE and <u>CAS while RAS</u> is active. The later of the signals (WRITE or CAS) to make its negative transition is the strobe for the Data In (DIN) register. This permits

several options in the write cycle timing. In a write cycle, if the WRITE input is brought low (active) prior to \overline{CAS} , the DIN is strobed by \overline{CAS} , and the set-up and hold times are referenced to \overline{CAS} . If the input data is not available at CAS time or if it is desired that the cycle be a read-write cycle, the WRITE signal will be delayed until after CAS has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than CAS. (To illustrate this feature, DIN is referenced to WRITE in the timing diagrams depicting the readwrite and page-mode write cycles while the "early write" cycle diagram shows DIN referenced to CAS). Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cycle in which CAS is active (low). Data read from the selected cell will be available at the output within the specified access time.

DATA OUTPUT CONTROL

The normal condition of the Data Output (DOUT) of the MK 4332 is the high impedance (open-circuit) state. That is to say, anytime CAS is at a high level, the DOUT pin will be floating. The only time the output will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle. DOUT will remain valid from access time until CAS is taken back to the inactive (high level) condition.

Since the outputs to both 16K devices are tied together, care must be taken with the timing relationships of the two devices. Both devices cannot be activated at the same time as a data output conflict can occur.

If the memory cycle in progress is a read, read-modify write, or a delayed write cycle, then the data output will go from the high impedance state to the active condition, and at access time will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. Onc. having gone active, the output will remain valid until CAS is taken to the precharge (logic 1) state, whether or not RAS goes into precharge.

If the cycle in progress is an "early-write" cycle (WRITE active before CAS goes active), then the output pin will maintain the high impedance state throughout the entire cycle. Note that with this type of output configuration, the user is given full control of the DOUT pin simply by controlling the placement of WRITE command during a write cycle, and the pulse width of the Column Address Strobe during read operations. Note also that even though data is not latched at the output, data can remain valid from access time until the beginning of a subsequent cycle without paying any penalty in overall memory cycle time (stretching the cycle).

This type of output operation results in some very significant system implications.

Common I/O Operation — If all write operations are handled in the "early write" mode, then D_IN can be connected directly to DOUT for a common I/O data bus.

Data Output Control — DOUT will remain valid during a read cycle from tCAC until CAS goes back to a high level (precharge), allowing data to be valid from one cycle up until a new memory cycle begins

with no penalty in cycle time. This also makes the RAS/CAS clock timing relationship very flexible.

Two Methods of Chip Selection — Since DOUT is not latched, \overline{CAS} is not required to turn off the outputs of unselected memory devices in a matrix. This means that both \overline{CAS} and/or \overline{RAS} can be decoded for chip selection. If both \overline{RAS} and \overline{CAS} are decoded, then a two dimensional (X,Y) chip select array can be realized.

Extended Page Boundary — Page-mode operation allows for successive memory cycles at multiple column <u>locations</u> of the same row address. By decoding <u>CAS</u> as a page cycle select signal, the page boundary can be extended beyond the 128 column locations in a single chip. (See page-mode operation).

OUTPUT INTERFACE CHARACTERISTICS

The three state data output buffer presents the data output pin with a low impedance to VCC for a logic 1 and a low impedance to VSS for a logic 0. The effective resistance to VCC (logic 1 state) is 420 Ω maximum and 135 Ω typically. The resistance to VSS (logic 0 state) is 95 Ω maximum and 35 Ω typically. The separate VCC pin allows the output buffer to be powered from the supply voltage of the logic to which the chip is interfaced. During battery standby operation, the VCC pin may have power removed without affecting the MK 4332 refresh operation. This allows all system logic except the RAS timing circuitry and the refresh address logic to be turned off during battery standby to conserve power.

PAGE MODE OPERATION

The "Page Mode" feature of the MK 4332 allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the RAS signal at a logic 0 throughout all successive memory cycles in which the row address is common. This "page-mode" of operation will not dissipate the power associated with the negative going edge of RAS. Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times.

The page boundary of a single MK 4116 is limited to the 128 column locations determined by all combinations of the 7 column address bits. However, the page boundary of the MK4332 can be extended by using \overline{CAS} rather than \overline{RAS} as the chip select signal. \overline{RAS} is applied to all devices to latch the row address into each device and then \overline{CAS} is decoded and serves as a page cycle select signal. Only those devices which receive both \overline{RAS} and \overline{CAS} signals will execute a read or write cycle.

REFRESH

Refresh of the MK4116 is accomplished by performing a memory cycle at each of the 128 row addresses within each 2 millisecond time interval. Each MK4116 in the MK4332 Assembly must receive all 128 refresh cycles within the 2ms time interval in order to completely refresh all 32,768 memory cells.

Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with "RAS-only" cycles. RAS-only refresh resuls in a substantial reduction in operating power. This reduction in power is reflected in the IDD3 specification.

POWER CONSIDERATIONS


Most of the circuitry used in the MK 4332 is dynamic and most of the power drawn is the result of an address strobe edge. Consequently, the dynamic power is primarily a function of operating frequency rather than active duty cycle (refer to the MK 4116 current waveforms in figure 5). This current characteristic of the MK 4332 precludes inadvertent burn out of the device in the event that the clock inputs become shorted to ground due to system malfunction.

Although no particular power supply noise restriction exists other than the supply voltages remain within the specified tolerance limits, adequate decoupling should be provided to suppress high frequency noise resulting from the transient current of the device. This insures optimum system performance and reliability. Bulk capacitance requirements are minimal since the MK 4332 draws very little steady state (DC) current.

In system applications requiring lower power dissipation the operating frequency (cycle rate) of the MK 4332 can be reduced and the (guaranteed maximum) average power dissipation of the device will be lowered in accordance with the IDD1 (max) spec limit curve illustrated in figure 2. NOTE: The MK 4332 family is guaranteed to have a maximum IDD1 requirement of 36.5mA @ 375ns cycle with an ambient temperature range from 0° to 70°C. A lower operating frequency, for example 1 microsecond cycle, results in a reduced maximum IDD1 requirement of under 20mA with an ambient temperature range from 0° to 70°C.

NOTE: Additional power supply tolerance has been included on the $V_{\mbox{\footnotesize{BB}}}$ supply to allow direct interface capability with both $-5\mbox{V}$ systems $-5.2\mbox{V}$ ECL systems.

Fig. 5 Typical Current Waveforms for the MK 4116



Although RAS and/or CAS can be decoded and used as a chip select signal for the MK 4116, overall system power is minimized if the Row Address Strobe (RAS) is used for this purpose. All unselected devices (those which do not receive a RAS) will remain in a low power (standby) mode regardless of the state of CAS.

POWER UP


The MK 4332 requires no particular power supply sequencing so long as the Absolute Maximum Rating Conditions are observed. However, in order to insure compliance with the Absolute Maximum Ratings, MOSTEK recommends sequencing of power supplies


such that VBB is applied first and removed last. VBB should never be more positive than VSS when power is applied to VDD.


Under system failure conditions in which one or more supplies exceed the specified limits significant additional margin against catastrophic device failure may be achieved by forcing RAS and CAS to the inactive state (high level).


After power is applied to the device, the MK 4332 requires several cycles before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose. Each MK 4116 device must receive the 8 initialization cycles.


TYPICAL CHARACTERISTICS OF THE MK 4116




















































65,536 x 1-BIT DYNAMIC RAM

MK4164(P)-12

FEATURES

- ☐ Recognized industry standard 16-pin configuration from Mostek
- \Box 5V $\pm 10\%$ single supply operation
- On chip substrate bias generator for optimum performance
- ☐ 120ns maximum access time, 200 ns minimum cycle time
- ☐ Active power 200mW typical Standby power 10mW typical

- ☐ Common I/O capability using "early write" operation
- ☐ Read, Write, R-M-W and page mode capability
- ☐ 128 cycle refresh (2ms)
- ☐ All inputs TTL compatible, low capacitance, and protected against static charge
- ☐ Scaled Poly 5[™] technology
- □ New feature on Pin 1



DESCRIPTION

The MK 4164 is the new generation dynamic RAM, organized 65536 words by 1 bit, it is the successor to the industry standard MK 4116. The MK 4164 utilizes MOSTEK's SCALED POLY 5™ process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Performance previously unachieved will be the standard for this new generation device.


The MK 4164 utilizes Scaled Poly 5 and a revolutionary new storage cell in order to optimize circuit density, reliability and performance. The use of a dynamic circuitry throughout, including the 512 sense amplifiers, assures that power dissipation is minimized without any sacrifice in speed or internal and external operating margins. Refresh characteristics have been chosen to maximize yield (low cost to user) while

maintaining compatibility between dynamic RAM generations.


Multiplexed address inputs (a feature dating back to the industry standard, MK4096, 1973) permits the MK4164 to be packaged in a standard 16-pin DIP with only 15 pins required for basic functionality. MOSTEK is utilizing this spare pin for a new feature. This feature, appearing in Pin 1, carefully chosen to meet user needs, will make the 64K RAM the easiest to use of the multiplexed series. TTL input levels plus single 5V supply operation make the MK 4164 truly TTL compatible.

The 64K RAM from MOSTEK is the culmination of several years of circuit and process development, proven in predecessor products. This evolution is illustrated in the figure below.

EVOLUTIONARY PROCESS OF MK4164




PIN OUT



*Special feature to be announced

STATIC RANDOM ACCESS MEMORY







4K x 1-BIT STATIC RAM

MK2147(P)

FEATURES

- □ Scaled Poly 5[™] technology
- □ Industry standard 18-pin dip configuration

☐ High perfo	rmance	Power Supply Curre				
Part Number	Access Time	Cycle Time	Max. Active	Max. Standby		
MK2147-55	55ns	55ns	180mA	30mA		
MK2147-70	70ns	70ns	160mA	20mA		
MK2147-90	90ns	90ns	160mA	20mA		

DESCRIPTION

The MK2147 uses MOSTEK's Scaled Poly 5™ process and advanced circuit design techniques to package 4096 words by 1-bit of static RAM on a single chip requiring a single +5 volt supply. The MK2147 is functionally equivalent and pin compatible with the established industry standard 18-pin high performance 4K x 1 static RAM.


MOSTEK's Address Activated™ circuit design technique is utilized to achieve high performance, low

- □ Address Activated™ static memory—no clock or timing strobe required
- ☐ Access time equal cycle time
- ☐ Chip select power down feature
- \square Single +5V (±10%) power supply
- On-chip substrate bias generator
- ☐ All inputs are low capacitance and TTL compatible
- ☐ Three-state TTL compatible output

power, and easy user implementation. The device has a VIH = 2.0V, VIL = 0.8V, VOH = 2.4V, and VOL = 0.4V making it totally compatible with all TTL family devices. The MK2147 has a chip select power down feature which automatically reduces the power dissipation when the chip select, CS, is brought inactive (high). VIH = 2.0V, VIL = 0.8V, VOH = 2.4V, and VOL = 0.4Vwhen the chip select, CS, is brought inactive (high).

The MK2147 is designed for memory applications that require high bit densities, fast access, and short cycle times. The MK2147 offers the user a high density cost effective alternative to bipolar and previous generation N-MOS fast memory.

PIN CONNECTION



PIN NAMES

ADDRESS INPUTS A0 - A11 cs CHIP SELECT DIN DATA INPUT DOUT DATA OUTPUT VSS **GROUND** POWER (+5V) WRITE ENABLE



4096 x 1-BIT STATIC RAM

MK4104 (P/J/N) Series

FEATURES

 Combination static storage cells and dynamic control circuitry for truly high performance

PART NUMBER	ACCESS TIME	CYCLE TIME
MK4104-3/-33	200ns	310ns
MK4104-3/-33	250ns	385ns
MK4104-5/-35	300ns	460ns
MK4104-6	350ns	535ns

- ☐ Low Active Power Dissipation: 150mW (Max)
- Battery backup mode (3V/10mW on -33, -34 and -35)

DESCRIPTION

The MOSTEK MK 4104 is a high performance static random access memory organized as 4096 one bit words. The MK 4104 combines the best characteristics of static and dynamic memory techniques to achieve a TTL compatible, 5 volt only, high performance, low power memory device. It utilizes advanced circuit design concepts and an innovative state-of-the-art N-channel silicon gate process specially tailored to provide static data storage with the performance (speed and power) of dynamic RAMs. Since the storage cell is static the device may be stopped indefinitely with the CE clock in the off (Logic 1) state.

All input levels, including write enable (\overline{WE}) and chip enable (\overline{CE}) are TTL compatible with a one level of

☐ Standby Power Dissipation less than 28 mW (at VCC = 5.5V)

☐ Single +5V Power Supply (± 10% tolerance)

□ Fully TTL Compatible

Fanout: 2 – Standard TTL

2 - Schottky TTL


12 - Low Power Schottky TTL

☐ Standard 18-pin DIP


2.2 volts and a zero level of 0.8 volts. This gives the system designer for a logic "1" state, at least 200mV of noise margin when driven by standard TTL and a minimum of 500mV when used with high performance Schottky TTL. These margins are wider than on most TTL compatible MOS memories available. The push-pull output (no pull-up resistor required) delivers a one level of 2.4V minimum and a zero level of .4 volts maximum. The output has a fanout of 2 standard TTL loads or 12 low power Schottky loads.

The RAM employs an innovative static cell which occupies a mere 2.75 square mils (½ the area of previous cells) and dissipates power levels comparable

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



PIN NAMES

A ₀ - A ₁₁	ADDRESS INPUTS	V_{SS}
CE	CHIP ENABLE	VCC
DIN	DATA INPUT	WE
DOUT	DATA OUTPUT	

GROUND POWER (+5V) WRITE ENABLE

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to VSS1.0V to +7.0V
Operating Temperature TA (Ambient) 0° C to + 70° C
Storage Temperature (Ambient) (Ceramic)65°C to +150°C
Storage Temperature (Ambient) (Plastic)
Power Dissipation
Short Circuit Output Current50mA
RECOMMENDED DC OPERATING CONDITIONS

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

 $(0^{\circ} C \leq T_{A} \leq +70^{\circ} C)$

	PARAMETER	MK4	104 S	LIMITS	NOTES	
	FANAMETER	MIN	TYP	MAX	UNITS	NOTES
VCC	Supply Voltage	4.5	5.0	5.5	Volts	1
VSS	Supply Voltage	0	0	0	Volts	1
VIH	Logic "1" Voltage All Inputs	2.2		7.0	Volts	1
VIL	Logic "O" Voltage All Inputs	-1.0		.8	Volts	1

DC ELECTRICAL CHARACTERISTICS¹

 $(0^{\circ}C \le T_{A} \le + 70^{\circ}C) \text{ (V}_{CC} = 5.0 \text{ volts} \pm 10\%)$

	PARAMETER	MIN	MAX	UNITS	NOTES
ICC1	Average VCC Power Supply Current		27	mA	2
ICC2	Standby VCC Power Supply Current		5	mA	3
IIL	Input Leakage Current (Any Input)	-10	10	μΑ	4
loL	Output Leakage Current	-10	10	μΑ	3, 5
Vон	Output Logic "1" Voltage I _{OUT} =-500μA	2.4		Volts	
VOL	Output Logic "O" Voltage IOUT= 5mA		0.4	Volts	

AC ELECTRICAL CHARACTERISTICS¹

 $(0^{\circ} \text{ C} \leq \text{TA} \leq +70^{\circ} \text{ C}) \text{ (V}_{CC} = +5.0 \text{ volts } \pm 10\%)$

	PARAMETER	TYP	MAX	NOTES
Cı	Input Capacitance	4pF	6pF	14
C ₀	Output Capacitance	6pF	7pF	14

NOTES:

- 1. All voltages referenced to VSS.
- ICC1 is related to precharge and cycle times. Guaranteed maximum values for ICC1 may be calculated by:

 I_{CC1} [ma] = $(5t_p + 15(t_C - t_p) + 4720) \div t_C$ where t_p and t_C are expressed in nanoseconds. Equation is referenced to the -3 device, other devices derate to the same curve.

- 3. Output is disabled (open circuit), CE is at logic 1.
- 4. All device pins at 0 volts except pin under test at $0 \le V_{IN} \le 5.5$ volts. (Vcc = 5V)
- 5. 0V ≤V_{OUT} ≤+ 5.5V . (Vcc = 5V)
- 6. During power up, CE and WE must be at V_{IH} for minimum of 2ms after V_{CC} reaches 4.5V, before a valid memory cycle can be accomplished
- 7. Measured with load circuit equivalent to 2 TTL loads and CL = 100 pF.

- 8. If $\overline{\text{WE}}$ follows $\overline{\text{CE}}$ by more than t_{WS} then data out may not remain open circuited.
- 9. Determined by user. Total cycle time cannot exceed top max.
- Data-in set-up time is referenced to the later of the two falling clock edges CE or WE.
- 11. AC measurements assume t_T = 5ns. Timing points are taken at .8V and 2.0V on inputs and .8V and 2.0V on the output, Transition times are also taken between these levels.
- 12. $t_C = t_{CE} + t_P + 2t_T$.
- 13. The true level of the output in the open circuit condition will be determined totally by output load conditions. The output isguaranteed to be open circuit within toff.
- 14. Effective capacitance calculated from the equation C = I $\frac{\Delta t}{\Delta V}$ with ΔV equal to 3V and V_{CC} nominal.
- 15. $t_{RMW} = t_{AC} + t_{WPL} + t_{P} + 3t_{T} + t_{MOD}$

AC ELECTRICAL CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS6,11 (0° C \leq TA \leq +70° C) (VCC = +5.0 volts ± 10%)1


		MK4	104-3/33	MK41	04-4/34	MK4	04-5/35	MK4	104-6		
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
tC	Read or Write Cycle Time	310		385		460		535		ns	12
tAC	Random Access		200		250		300		350		7
tCE	Chip Enable Pulse Width	200	10,000	250	10,000	300	10,000	350	10,000		
tP	Chip Enable Precharge Time	100		125		150		175			
^t AH	Address Hold Time	110		135		165		190			
tAS	Address Set-Up Time	0		0		0		0			
tOFF	Output Buffer Turn-Off Delay	0	50	0	65	0	75	0	100		13
tRS	Read Command Set-Up Time	0		0		0		0			8
tws	Write Enable Set-Up Time	-20		-20		-20		-20			8
tDHC	Data Input Hold Time										
	Referenced to CE	170		210		250		285			
tDHW	Data Input Hold Time										
	Referenced to WE	70		90		105		125			
tww	Write Enabled Pulse Width	60		75		90		105			
tMOD	Modify Time	0	10,000	0	10,000	0	10,000	0	10,000		9
tWPL	WE to CE Precharge Lead Time	70		85		105		120			10
tDS	Data Input Set-Up Time	0		0		0		0			
tWH	Write Enable Hold Time	150		185		225		260			
tΤ	Transition Time	5	50	5	50	5	50	5	50		
tRMW	Read-Modify-Write Cycle Time	385		475		570		660			16

STANDBY CHARACTERISTICS

 $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

		MK4	1104-33	MK4	104-34	MK4	104-35	
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
V_{PD}	VCC In Standby	3.0		3.0		3.0		Volts
IPD	Standby Current		3.3		3.3		3.3	mA
tF	Power Supply Fall Time	100		100		100		μsec
^t R	Power Supply Rise Time	100		100		100		μsec
^t CE	Chip Enable Pulse Width	200		250		300		μsec
tPPD	Chip Enable Precharge To							
	Power Down Time	100		125		150	-	nsec
VIH	Min CE High "I" Level	2.2		2.2		2.2		Volts
^t RC	Standby Recovery Time	500		500		500		μsec

POWER DOWN WAVEFORM



DESCRIPTION (Cont'd)


to CMOS. The static cell eliminates the need for refresh cycles and associated hardware thus allowing easy system implementation.


Power supply requirements of $+5V \pm 10\%$ tolerance combined with TTL compatability on all I/0 pins permits easy integration into large memory configurations. The single supply reduces capacitor count and permits denser packaging on printed circuit boards. The 5V only supply requirement and TTL compatible I/0 makes this part an ideal choice for next generation +5V only microprocessors such as MOSTEK's MK3880 (Z80). The early write mode $(\overline{WE}$ active prior to \overline{CE}) permits common I/0 oper-

ation, needed for Z80 interfacing, without external circuitry.

The MK4104-3X series has the added capability of retaining data in a reduced power mode. VCC maybe lowered to 3V with a guaranteed power dissipation of only 10mW maximum. This makes the MK4104 ideal for those applications requiring data retention at the lowest possible power as in battery operation.

Reliability is greatly enhanced by the low power dissipation which causes a maximum junction rise of only at 8°C at 1.86 Megahertz operation. The MK 4104 was designed for the system designer and user who require the highest performance available along with MOSTEK's proven reliability.





OPERATION

READ CYCLE

The circuit offers one bit of the possible 4096 by decoding the 12 address bits presented at the inputs. The address bits are strobed into the chip by the negative-going edge of the Chip Enable (CE) clock. A read cycle is accomplished by holding the 'write enable' (WE) input at a high level (V_{IH}) while clocking the CE input to a low level (V_{IL}). At access time (t_{AC}) valid data will appear at the output. The output is unlatched by a positive transition of CE and therefore will be open circuited (high impedance state) from the previous cycle to access time and will go open again at the end of the present cycle when CE goes high.

Once the address hold time has been satisfied, the addresses may be changed for the next cycle.

WRITE CYCLE

Data that is to be written into a selected cell is strobed into the chip on the later occurring negative edge of CE or WE. If the negative transition of WE occurs prior to the leading edge of CE as in an "early" write cycle then the CE input serves as the strobe for data-in. If $\overline{\text{CE}}$ leading edge occurs prior to the leading edge of WE as in a read-modifywrite cycle then data-in is strobed by the WE input. Due to the internal timing generator, two independent timing parameters must be satisfied for DI hold time, these are, tDHW and tDHC. For a R/W or RMW cycle tohc is automatically satisfied making tohw the more restrictive parameter. For a write only cycle either parameter can be more restrictive depending on the position of WE relative to CE. In any event both parameters must be satisfied.

In an 'early' write cycle the output will remain in an open or high impedance state. In a read-modify

write operation the output will go active through the modify and write period until \overline{CE} goes to precharge. If the cycle is such that \overline{WE} goes active after \overline{CE} but before valid data appears on the output (prior to tAC) then the output may not remain open. However, if data-in is valid on the leading edge of \overline{WE} , and \overline{WE} occurs prior to the positive transition of \overline{CE} by the minimum lead time tWPL, then valid data will be written into the selected cell. The Data in hold time parameters tDHW and tDHC must be satisfied.

READ-MODIFY-WRITE CYCLE


The read-modify-write (RMW) cycle is no more than an extension of the read and write cycles. Data is read at access time, modified during a period determined by the user and the same or new data written between \overline{WE} active (low) and the rising edge of \overline{CE} (twpl). Data out will remain valid until the rising edge of \overline{CE} . A minimum RMW cycle time can be approximated by the following equation (triangle RMW cycle time and triangle \overline{CE}).

$$t_{RMW} = t_{AC} + t_{MOD} + t_{WPL} + t_{P} + 3t_{T}$$

POWER DOWN MODE

In power down data may be retained indefinitely by maintaining VCC at +3V. However, prior to VCC going below VCC minimum (\leq 4.5V) $\overline{\text{CE}}$ must be taken high (VIH = 2.2V) and held for a minimum time period tppD and maintained at VIH for the entire standby period. After power is returned to VCC min or above, $\overline{\text{CE}}$ must be held high for a minimum of tRC in order that the device may operate properly. See power down waveforms herein. Any active cycle in progress prior to power down must be completed so that tCE min is not violated.

OPERATING POWER VS CYCLE TIME



Characterization data plot of frequency vs power dissipation for a typical MK4104 device.

Curve 1 - Clock on time (low level) is bottom scale minus 100 NSEC

Curve 2 - Clock off time (high level) is bottom scale minus 200 NSEC

1K x 8-BIT STATIC RAM

MK4118(P/N)Series

FEATURES

- Address Activated TM Interface combines benefits of Edge Activated TM and fully static.
- □ High performance

Part number	Access time	Cycle time
MK4118-1	120 nsec	120 nsec
MK4118-2	150 nsec	150 nsec
MK4118-3	200 nsec	200 nsec
MK4118-4	250 nsec	250 nsec

☐ Single +5 volt power supply

□ TTL compatible I/O

Fanout:

2 - Standard TTL

2 - Schottky TTL

12 - Low power Schottky TTL

- Low Power 400mw Active
- ☐ 24-pin ROM/PROM compatible pin configuration
- ☐ CS, OE, and LATCH functions for flexible system operation
- □ Read-Modify-Write Capability


DESCRIPTION

The MK4118 uses MOSTEK's Poly R N-Channel Silicon Gate process and advanced circuit design techniques to package 8192 bits of static RAM on a single chip. MOSTEK's address activated TM circuit design technique is utilized to achieve high performance, low power, and easy user implementation. The device has a VIH = 2.2, VIL = 0.8V, VOH = 2.4, VOL = 0.4V making it totally compatible with all TTL family devices.


The MK4118 is designed for all wide word memory applications. The MK4118 provides the user with a

high-density, cost-effective 1Kx8 bit Random Access Memory. Fast Output Enable (\overline{OE}) and Chip Select (\overline{CS}) controls are provided for easy interface in microprocessor or other bus-oriented systems. The MK4118 features a flexible Latch (\overline{L}) function to permit latching of the address and \overline{CS} status at the user's option. Common data and address bus operation may be performed at the system level by utilizing the \overline{L} and \overline{OE} functions for the MK4118. The latch function may be bypassed by merely tying the latch pin to VCC, providing fast ripple-through operation.

BLOCK DIAGRAM



PIN CONNECTIONS



PIN NAMES

A0 - A9	Address Inputs
CS	Chip Select
Vss	Ground
Vcc	Power (+5V)

WE Write Enable OE Output Enable Latch 1/01 1/08 Data In/ Data Out

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to VSS $\dots \dots -0.5 V$ to +7.0V
Operating Temperature TA (Ambient) 0 $^{\circ}$ C to + 70 $^{\circ}$ C
Storage Temperature (Ambient) (Ceramic) -65° C to $+150^{\circ}$ C
Storage Temperature (Ambient) (Plastic) -55° C to $+125^{\circ}$ C
Power Dissipation
Short Circuit Output Current

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS 3

 $(0^{\circ} C \leqslant T_{\Delta} \leqslant + 70^{\circ} C)$

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
VCC	Supply Voltage	4.75	5.0	5.25	Volts	1
Vss	Supply Voltage	0	0	0	Volts	1
VIH	Logic "1" Voltage All Inputs	2.2		7.0	Volts	1
VIL	Logic "O" Voltage All Inputs	-0.3		0.8	Volts	1

DC ELECTRICAL CHARACTERISTICS 1,3

 $(0^{\circ}C \le T_{A} \le +70^{\circ}C) \text{ (V}_{CC} = 5.0 \text{ volts} \pm 5\%)$

	PARAMETER	MIN	MAX	UNITS	NOTES
ICC1	Average V _{CC} Power Supply Current (Active)		80	mA	
ICC2	Average V _{CC} Power Supply Current (Standby)		60	mA	5
IIL	Input Leakage Current (Any Input)	-10	10	μΑ	2
IOL	Output Leakage Current	-10	10	μΑ	2
Vон	Output Logic "1" Voltage IOUT=-1mA	2.4		Volts	
VOL	Output Logic ''0'' Voltage IOUT= 4mA	·	0.4	Volts	

AC ELECTRICAL CHARACTERISTICS 1,3

 $(0^{\circ} \text{ C} \leq \text{T}_{A} \leq +70^{\circ} \text{ C}) \text{ (V}_{CC} = +5.0 \text{ volts } \pm 5\%)$

	PARAMETER	TYP	MAX	NOTES
Cı	Capacitance on all pins except I/O	4pF		4
C1/0	Capacitance on I/O pins	10pF		4

- NOTES:
 1. All voltages referenced to V_{SS}.
- 2. Measured with $0 \le V_1 \le 5V$ and outputs deselected $(V_{CC} = 5V)$
- A minimum of 100 µsec time delay is required after application of VCC (+5V) before proper device operation can be achieved.
 Effective capacitance calculated from the equation C = I Δt/ΔV with ΔV = 3V and V_{CC} nominal
- 5. Standby mode is defined as condition when addresses, latch and WE remain unchanged.

OPERATION

READ MODE

The MK4118 is in the READ MODE whenever the Write Enable control input (WE) is in the high state. The state of the 8 data I/O signals is controlled by the Chip Select (CS) and Output Enable (OE) control sig-166

nals. The READ MODE memory cycle may be either STATIC (ripple-through) or LATCHED, depending on user control of the Latch Input Signal (L).

STATIC READ CYCLE

In the STATIC READ CYCLE mode of operation, the MK4118 provides a fast address ripple-through

ELECTRICAL CHARACTERISTICS 6 $(0^{\circ} \text{C} \leq \text{T} \Delta \leq 70^{\circ} \text{C} \text{ and } \text{V} \text{CC} = 5.0 \text{ volts} \pm 5\%)$

SYMBOL	PARAMETER	MK4	118-1	MK4	118-2	MK4	118-3	MK4	118-4	UNIT	NOTE
		MIN	MAX	MIN	MAX	MIN	MAX	AX MIN MA			
^t RC	Read Cycle Time	120		150		200		250		ns	
t _{AA}	Address Access Time		120		150		200		250	ns	
tCSA	Chip Select Access Time		60		75		100		125	ns	
tCSZ	Chip Select Data Off Time	0	60	0	75	0	100	0	125	ns	
^t OEA	Output Enable Access Time		60		75		100		125	ns	
^t OEZ	Output Enable Data Off Time	0	60	0	75	0	100	0	125	ns	
tAZ	Address Data Off Time	10		10		10		10		ns	
^t ASL	Address To Latch Setup Time	10		10		10		20		ns	
^t AHL	Address From Latch Hold Time	40		50		65		80		ns	
tCSL	CS To Latch Setup Time	0		0		0		0		ns	
^t CHL	CS From Latch Hold Time	40		50		65		80		ns	
tLA	Latch Off Access Time		155		200		260		320	ns	
tWC	Write Cycle Time	120		150		200		250		ns	
^t ASW	Address To Write Setup Time	0		0		0		0		ns	
tAHW	Address From Write Hold Time	40		50		65		80		ns	
tCSW	CS To Write Setup Time	0		0		0		0		ns	
tCHW	CS From Write Hold Time	40		50		65		80		ns	
tDSW	Data To Write Setup Time	20		30		40		50		ns	
tDHW	Data From Write Hold Time	20		30		40		50		ns	
tWD	Write Pulse Duration	35		50		60		70		ns	
^t LDH	Latch Duration, High	35	DC	50	DC	60	DC	70	DC	ns	
^t LDL	Latch Duration, Low		DC		DC		DC		DC	ns	
twez	Write Enable Data Off Time	0	60	0	75	0	100	0	125	ns	
^t LZ	Latch Data Off Time	10		10		10		10		ns	
tWPL	Write Pulse Lead Time	75		90		130		170			

6. AC timing measurements made with 2 TTL loads plus 100pF.

STATIC READ CYCLE (Cont'd)

access of data from 8 of 8192 locations in the static storage array. Thus, the unique address specified by the 10 Address Inputs (An) define which 1 of 1024 bytes of data is to be accessed. The STATIC READ CYCLE is defined by WE = L = High.

A transition on any of the 10 address inputs will disable the 8 Data Output Drivers after tAZ. Valid Data will be available to the 8 Data Output Drivers within tAA after all address input signals are stable, and the data will be output under control of the Chip Select (\overline{CS}) and Output Enable (\overline{OE}) signals.

LATCHED READ CYCLE


The LATCHED READ CYCLE is also defined by the Write Enable control input (WE) being in the high state, and it is synchronized by proper control of the Latch (L) input.

As the Latch control input (\overline{L}) is taken low, Address (An) and Chip Select (CS) inputs that are stable for the specified set-up and hold times are latched internally. Data out corresponding to the latched address will be supplied to the Data Output drivers. The output drivers will be enabled to drive the Output Data Bus under control of the Output Enable (OE) and latched Chip Select (CS) inputs.


Taking the latch input high begins another read cycle for the memory locations specified by the address then appearing on the Address Input (An). Returning the latch control to the low state latches the new Address and Chip Select inputs internally for the remainder of the LATCHED READ CYCLE.

STATIC READ CYCLE WE = T = HIGH ADDRESS CS tcsz toez VALID VALID VALID

LATCHED READ CYCLE WE = HIGH



WRITE CYCLE OE = LOW, L = HIGH



*NOTE: Assumes $t_{WC} \ge t_T + t_{WD}(min) + t_{WPL}(min)$. If not then output will remain open as $t_{AZ} < t_{AA}$ for an address change. Also \overline{OE} may be used to maintain DO open.

LATCHED READ CYCLE (Cont'd)

NOTE: If 'L' pin is left open it will automatically assume the 'high' state.

WRITE MODE

The MK4118 is in the WRITE MODE whenever the Write Enable (WE) and Chip Select (CS) control inputs are in the low state. The status of the 8 output buffers during a write cycle is expalined below.

The WRITE cycle is initiated by the WE pulse going low provided that \overline{CS} is also low. The leading edge of the WE pulse is used to latch the status of the address bus. \overline{CS} if active (low) will also be latched. NOTE: WE is gated by \overline{CS} . If \overline{CS} goes low after WE, the Write Cycle will be initiated by \overline{CS} , and all timing will be referenced to that edge. \overline{CS} and the Addresses will then be latched, and the cycle must be terminated by WE going high. The output bus if not already disabled will go to the high Z state twell after WE. The latch signal, if at a logic high, will have no impact on the WRITE cycle. If latch is brought from a logic high to low prior to WE going active then the address inputs

and \overline{CS} will be latched. NOTE: The Latch control $\overline{(L)}$ will latch \overline{CS} independent of the state, whereas \overline{WE} will latch \overline{CS} only when in the low state. Once latched, \overline{CS} and the address inputs may be removed after the required hold times have been met.

Data in must be valid tDSW prior to the low-to-high transition of WE. The Data in lines must remain stable for tDHW after WE goes inactive. The write control of the MK 4118 disables the data out buffers during the write cycle; however, output enable (OE) should be used to disable the data out buffers to prevent bus contention between the input data and data that would be output upon completion of the write cycle.

READ/MODIFY/WRITE CYCLE

The MK4118 READ/MODIFY/WRITE cycle is merely a combination of the READ and WRITE cycle operations. The asynchronous or synchronous READ cycle may be combined with the WRITE operation. The status of DATA OUT bus will follow the operation outlined in the READ MODE or WRITE MODE.

1K x 8-BIT STATIC RAM

MK4801(P) Series

FEATURES

- □ Address Activated™ interface combines benefits of Edge Activated™ and fully static
- □ High performance

Part Number	Access Time	Cycle Time
MK4801-55	55 nsec	55 nsec
MK4801-70	70 nsec	70 nsec
MK4801-90	90 nsec	90 nsec

□ Single +5 Volt Power Supply

□ TTL Compatible I/O Fanout:

2 - Standard TTL

2 - Schottky TTL

12 - Low power Schottky TTL

- □ Low power 500 mW active
- ☐ 24-pin ROM/PROM compatible pin configuration
- □ CS. OE, and LATCH functions for flexible system operation
- ☐ Read Modify Write capability


DESCRIPTION

The MK4801 uses Mostek's SCALED POLY 5[™] process and advanced circuit design techniques to package 8192 bits of static RAM on a single chip comparable in size to previous 4K designs. Mostek's Address ActivatedTM circuit design technique is utilized to achieve high performance, low power, and easy user implementation. The device has a VIH = 2.1V, VIL = 0.8V, VOH = 2.4V, VOL = 0.4V making it totally compatible with all TTL family devices.


The MK4801 is designed for all wide word high speed memory applications. The MK4801 presents the user a

high density cost effective alternative to bipolar and I previous generation N-MOS fast memory. The 4801 features a fast \overline{CS} (50% of Address Access) function to permit memory expansion without impacting system access time. A fast OE (50% of access time) is included to permit data interleaving for enhanced system performance. The MK4801 features a flexible latch function to permit latching of the address and CS status at the users option. The latch function may be bypassed by merely tying the latch pin to VCC. Common data and address bus operation may be performed at the system level by utilizing the MK4801's L and OE functions.

BLOCK DIAGRAM



PIN CONNECTIONS



PIN NAMES

A0 - A9 Address Inputs $\overline{\mathsf{cs}}$ Chip Select Vss Ground Vcc Power (+5V)

WE Write Enable OE Output Enable L Latch 1/01 - 1/08 Data In/

Data Out

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to VSS	5V to +7.0V
Operating Temperature TA (Ambient)	0°C to +70°C
Storage Temperature (Ambient) (Ceramic)	65°C to +150°C
Power Dissipation	1 Watt
Short Circuit Output Current	20m∆

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. this is a stress rating only and functional operatio device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratitions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS³ (0°C \leq TA \leq +70°C)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
vcc	Supply Voltage	4.75	5.0	5.25	Volts	1
vss	Supply Voltage	0	0	0	Volts	1
VIH	Logic "1" Voltage All Inputs	2.1		7.0	Volts	1
VIL	Logic "O" Voltage All Inputs	-0.3		.8	Volts	1

DC ELECTRICAL CHARACTERISTICS, 1,3 (0°C \leq TA \leq +70°C) (VCC = 5.0 volts \pm 5%)

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
ICC1	Average VCC Power Supply Current Active		125	mA	
ICC2	Average VCC Power Supply Current Standby		95	mA	4
IIL	Input Leakage Current (Any Input)	-10	10	μА	2
IOL	Output Leakage Current	-10	10	μΑ	2
voн	Output Logic "1" Voltage IOUT = -1 mA	2.4		Volts	
VOL	Output Logic "O" Voltage IOUT = 4mA		0.4	Volts	

AC ELECTRICAL CHARACTERISTICS¹,³ (0°C \leq TA \leq +70°C) (VCC = +5.0 volts \pm 5%)

SYMBOL	PARAMETER	TYP	MAX	NOTES
CI	Capacitance on all pins (except I/O)	4pF		
CI/O	Capacitance on I/O pins	10pF		

NOTES:

All voltages referenced to VSS.

2. Measured with $0 \le VI \le 5V$ and outputs deselected. (V_{cc} = 5V)

3. A minimum of 100 µsec time delay is required after application of VCC (+5V) before proper device operation can be achieved.

4. Effective capacitance calculated from the equation $C = \underline{I\Delta t}$ with $\Delta V = 3$ and Vcc nominal.

ΔV

5. Standby mode is defined as condition when address, latch and WE remain unchanged.

OPERATION READ MODE

The MK4801 is in the READ MODE whenever the Write Enable Control Input (\overline{WE}) is in the high state. The state


of the 8 data I/O signals is controlled by the Chip Select $\overline{(CS)}$ and Output Enable $\overline{(OE)}$ control signals. The READ MODE memory cycle may be either STATIC (ripple-through) or LATCHED, depending on user control of the Latch Input Signal (L).

ELECTRICAL CHARACTERISTICS 6 (0°C \leq TA \leq 70°) (VCC = 5.0 volts \pm 5%)


SYMBOL	PARAMETER	MK480	1-55	MK480	01-70	MK480	1-90	UNIT	NOTE
		MIN	MAX	MIN	MAX	MIN	MAX		
tRC	Read Cycle Time	55		70		90		ns	
tдд	Address Access Time		55		70		90	ns	
tCSA	Chip Select Access Time		25		35		45	ns	
tCSZ	Chip Select Data Off Time	0	25	0	35	0	45	ns	
tOEA	Output Enable Access Time		25		35		45	ns	
tOEZ	Output Enable Data Off Time	0	25	0	35	0	45	ns	
tAZ	Address Data Off Time	10		10		10		ns	
tASL	Address To Latch Setup Time	0		0		0		ns	
tAHL	Address From Latch Hold Time	15		20		35		ns	
†CSL	CS to Latch Setup Time	0		0		0		ns	
tCHL	CS From Latch Hold Time	15		20		35		ns	
tLA	Latch Off Access Time		75		100		120	ns	
tWC	Write Cycle Time	55		70		90		ns	
tASW	Address To Write Setup Time	0		0		0		ns	
tAHW	Address From Write Hold Time	15		20		35		ns	
tCSW	CS To Write Setup Time	0		0		0		ns	
tCHW	CS From Write Hold Time	15		20		35		ns	
tDSW	Data To Write Setup Time	5		10		20		ns	
tDHW	Data From Write Hold Time	10		15		20		ns	
tWD	Write Pulse Duration	25		30		40		ns	
tLDH	Latch Duration, High	TBD	DC	TBD	DC	TBD	DC	ns	
tLDL .	Latch Duration, Low	TBD	DC	TBD	DC	TBD	DC	ns	
tWEZ	Write Enable Data Off Time	0	25	0	30	0	40	ns	
tLZ	Latch Data Off Time	0		0		0		ns	
tWPL	Write Pulse Lead Time	TBD		TBD		TBD		ns	

STATIC READ CYCLE

WE = L = HIGH



LATCHED READ CYCLE WE = HIGH




STATIC READ CYCLE

In the STATIC READ CYCLE mode of operation, the MK4801 provides a fast address ripple-through access of data from 8 to 8192 locations in the static storage array. Thus, the unique address specified by the 10 Address Inputs (An) define which 1 of 1024 bytes of data is to accessed. The STATIC READ CYCLE is defined by WE = L = High.

A transition on any of the 10 address inputs will disable the 8 Data Output Drivers after tAZ. Valid Data will be available to the 8 Data Output Drivers within tAA after the last address input signal is stable, providing that the CS and OE access times are satisfied. If CS or OE access times are not met, data access will be measured from the limiting parameter (tCSA or tOEA) rather than the address.

WRITE CYCLE \overline{L} = HIGH,



LATCHED READ CYCLE

The LATCHED READ CYCLE is also defined by the Write Enable control input (\overline{WE}) being in the high state, and it is synchronized with the Latch (\overline{L}) input.

As the Latch control input (\overline{L}) is taken low, Address (An) and Chip Select (\overline{CS}) inputs that are stable for the specified set-up and hold times are latched internally. Data corresponding to the latched address will be supplied to the Data Output drivers. The output drivers will be enabled to drive the Output Data Bus under control of the Output Enable (\overline{OE}) and latched Chip Select (\overline{CS}) inputs.

Taking the latch input high begins another read cycle for the memory locations specified by the address then appearing on the Address Inputs (An). Returning the latch control to the low state latches the new Address and Chip Select inputs internally for the remainder of the LATCHED READ CYCLE.

NOTE: If 'L' is left open it will automatically assume a "high" state.

WRITE MODE

The MK4801 is in the Write Mode whenever the Write Enable $\overline{(WE)}$ and Chip Select $\overline{(CS)}$ control inputs are in the low state. The status of the 8 output buffers during a write cycle is explained on the next page.

The WRITE cycle is initiated by the \overline{WE} pulse going low provided that \overline{CS} is also low. The leading edge of the \overline{WE} pulse is used to latch the status of the address bus. \overline{CS} if

active (low) will also be latched. NOTE: \overline{WE} is gated by \overline{CS} . If \overline{CS} goes low after \overline{WE} , the Write Cycle will be initiated by \overline{CS} , and all timing will be referenced to that edge. \overline{CS} and the Addresses will then be latched, and the cycle must be terminated by \overline{WE} going high. The output bus if not already disabled will go to the high Z state tWEZ after \overline{WE} . The latch signal, if at a logic high, will have no impact on the WRITE cycle. If latch is brought from a logic high to low prior to \overline{WE} going active then the address inputs and \overline{CS} will be latched. NOTE: The Latch control $\overline{(L)}$ will latch \overline{CS} independent of the state, whereas \overline{WE} will latch \overline{CS} only when in the low state. Once latched, \overline{CS} and the address inputs may be removed after the required hold times have been met.


Data In must be valid tDSW prior to the low to high transition of \overline{WE} . The Data In lines must remain stable for tDHW after \overline{WE} goes inactive. The write control of the MK4801 disables the data out buffers during the write cycle; however, \overline{OE} should be used to disable the data out buffers to prevent bus contention between the input data and data that would be output upon completion of the write cycle.

READ/MODIFY/WRITE CYCLE

The MK4801 READ/MODIFY/WRITE cycle is merely a combination of the READ and WRITE cycle operations. The asynchronous or synchronous READ cycle may be combined with the WRITE operation. The status of the Data Out bus will follow the operation outlined in the READ MODE or WRITE MODE.

5		
5		
5		
5		
ST 10	ATIC RIES	

PSEUDOSTATIC RANDOM-ACCESS MEMORIES





MK4808(P) Series

FEATURES

- □ Organized as 1024x8 bits
- ☐ High Performance

Part number	Access time	Cycle time
MK4808-2 MK4808-3 MK4808-4	150 nsec 200 nsec 250 nsec	270 nsec 360 nsec 450 nsec
MK4808-5	300 nsec	540 nsec

- ☐ Single +5V ±10% Power Supply
- ☐ On Chip Substrate Bias Generator

DESCRIPTION


The MK4808 uses MOSTEK's N Channel Silicon Gate process and advanced circuit design techniques to package 8192 bits of RAM on a single chip. The MK4808 is a 5V only wide-word Dynamic RAM designed specifically for use in present and future generation microprocessor systems. Organized as 1024 words x 8 bits, the MK4808 utilizes MOSTEK's Edge ActivatedTM design techniques to provide a low-power, high-performance, cost effective RAM that includes many features designed to minimize external interface

- □ Low Power 150mW 25mW Standby
- □ All Pins TTL Compatible
- ☐ 28 Pin ROM/PROM compatible package
- ☐ 128 Refresh cycles/2msec
- □ Built in Refresh Multiplexer and Refresh Address Counter
- □ Power Down (Standby) Refresh Mode
- ☐ Automatic Precharge for minimum cycle time
- ☐ Latched Address and CS and independent OE for easy interface in any microprocessor system


circuitry while maintaining the internal efficiency of a Dynamic RAM.

The MK4808 requires only a single +5 volt (±10%) power supply and is fully TTL compatible on all inputs and outputs. A single Refresh pin allows flexible control of single cycle refresh, burst mode refresh, or automatic refresh in battery back-up mode. Common data I/O and independent Chip Select and Output Enable controls permit easy interface to either separate or multiplexed address and data bus systems. The MK4808 select function must be active at address setup time for all memory cycles.

EPROM/ROM/RAM COMPATIBLE FAMILY



PIN OUT



DQ0-DQ7 A0 - A9 CE

DATA ADDRESS INPUTS CHIP ENABLE CHIP SELECT OE OUTPUT ENABLE
SEL SELECT FUNCTION
WE WRITE ENABLE
RFSH INTERNAL REFRESH



MK4809(P) Series

FEATURES

- □ Organized as 1024x8 bits
- ☐ High Performance

Part number	Access time	Cycle time
MK4809-2 MK4809-3 MK4809-4 MK4809-5	150 nsec 200 nsec 250 nsec 300 nsec	270 nsec 360 nsec 450 nsec 540 nsec

- ☐ Single +5V ±10% Power Supply
- ☐ On Chip Substrate Bias Generator

DESCRIPTION


The MK4809 uses MOSTEK's N Channel Silicon Gate process and advanced circuit design techniques to package 8192 bits of RAM on a single chip. The MK4809 is a 5V only wide-word Dynamic RAM designed specifically for use in present and future generation microprocessor systems. Organized as 1024 words x 8 bits, the MK4809 utilizes MOSTEK's Edge Activated ™ design techniques to provide a low-power, high-performance, cost effective RAM that includes many features designed to minimize external interface

- □ Low Power 150mW 25mW Standby
- □ All Pins TTL Compatible
- ☐ 28 Pin ROM/PROM compatible package
- □ 128 Refresh cycles/2msec
- ☐ Built in Refresh Multiplexer and Refresh Address Counter
- ☐ Power Down (Standby) Refresh Mode
- ☐ Automatic Precharge for minimum cycle time
- ☐ Latched Address and CS and independent OE for easy interface in any microprocessor system


circuitry while maintaining the internal efficiency of a Dynamic RAM.

The MK4809 requires only a single +5 volt (±10%) power supply and is fully TTL compatible on all inputs and outputs. A single Refresh pin allows flexible control of single cycle refresh, burst mode refresh, or automatic refresh in battery back-up mode. Common data I/O and independent Chip Select and Output Enable controls permit easy interface to either separate or multiplexed address and data bus systems. The MK4809 select function must be active at address setup time for all memory cycles.

EPROM/ROM/RAM COMPATIBLE FAMILY



PIN OUT



DQ0-DQ7 A0 - A9 CE DATA ADDRESS INPUTS CHIP ENABLE CHIP SELECT OE OUTPUT ENABLE
SEL SELECT FUNCTION
WE WRITE ENABLE
RFSH INTERNAL REFRESH



MK4816(P/J)-2/3

FEATURES

- □ Organized as 2048 x 8 bits
- □ High Performance

Part Number	Access Time	Cycle Time
MK4816-2	150 nsec	270 nsec
MK4816-3	200 nsec	360 nsec

- \square Single +5V \pm 10% power supply
- □ On-Chip Substrate Bias Generator
- □ Low Power -150mw Active 25mw Standby

- ☐ 128 Refresh cycles/2msec
- □ All Pins TTL Compatible
- ☐ 28 Pin ROM/PROM compatible package
- ☐ Built in Refresh Multiplexer and Refresh Address Counter
- ☐ Power Down (Standby) Refresh Mode
- ☐ Automatic Precharge for minimum cycle time
- □ Latched Address and CS and independent $\overline{\text{OE}}$ for easy interface in any microprocessor system


DESCRIPTION

The MK4816 uses Mostek's N Channel silicon Gate process and advanced circuit design techniques to package 16,384 bits of Dynamic RAM on a single chip. The MK4816 is the first available 5V only Dynamic MOS RAM and the first wide-word Dynamic RAM designed specifically for use in present and future generation microprocessor systems. Organized as 2048 words x 8 bits, the MK4816 utilizes Mostek's Edge Activated design techniques to provide a low-power, high-performance, cost-effective RAM that includes many


features designed to minimize external interface circuitry while maintaining the internal efficiency of a Dynamic RAM.

The MK4816 requires only a single +5 volt (\pm 10%) power supply and is fully TTL compatible on all inputs and outputs. A single Refresh pin allows flexible control of single cycle refresh, burst mode refresh, or automatic refresh in battery back-up mode. Common data I/O with independent chip select and Output Enable controls permit easy interface to either separate or multiplexed address and data bus systems.

BLOCK DIAGRAM



PIN OUT



DQ0-DQ7 A0-A10 CE CS OE WE RFSH DATA
ADDRESS INPUTS
CHIP ENABLE
CHIP SELEST
OUTPUT ENABLE
WRITE ENABLE
INTERNAL REFRESH

Voltage on any pin relative to VSS	1.0V to +7.0V
Operating Temperature TA (Ambient)	0°C to +70°C
Storage Temperature (Ambient) (Ceramic)	65°C to +150°C
Power Dissipation	
Short Circuit Output Current	20mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of th at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for exeriods may affect reliability

RECOMMENDED DC OPERATING OPERATIONS

 $(0^{\circ}C \leq T_{A} \leq +70^{\circ}C)$

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V _C C	Supply Voltage	4.5	5.0	5.5	Volts	1
VSS	Supply Voltage	0	0	0	Volts	1
VIH	Logic "1" Voltage All Inputs	2.2		7.0	Volts	1
VIL	Logic "O" Voltage All Inputs	-1.0		0.8	Volts	1

DC ELECTRICAL CHARACTERISTICS1 $(0^{\circ}C \le T_{A} \le +70^{\circ}C) \ (V_{CC} = 5.0 \ volts \pm 10\%)$

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
I _{CC1}	Average V _{CC} Power Supply Current (T _{CC} = t _{CC} min)		30	mA	
l _{CC2}	Average V _{CC} Power Supply Current (Standby)		5	mA	
I _{IL}	Input Leakage Current (Any Input)	-10	10	μΑ	2
loL	Output Leakage Current	-10	10	μА	2,3
VOH	Output Logic "1" Voltage IOUT = -1mA	2.4		Volts	
V _{OL}	Output Logic "O" Voltage I _{OUT} = 4mA		0.4	Volts	

AC ELECTRICAL CHARACTERISTICS¹ $(0^{\circ}C \le T_{A} \le +70^{\circ}C) (V_{CC} = +5.0 \text{ volts} \pm 10\%)$

NOTES SYMBOL **PARAMETER TYP** MAX Cı Input Capacitance 7pF 10pF **Output Capacitance** 10pF 15pF c_0


- 1. All voltages referenced to VSS
- Measured with 0V ≤ VIN ≤ 5V
 Output open circuit (CE high)
- Several cycles are required after power-up before proper device operation is achieved. Any 8 CE cycles are adequate for this purpose.
- 5. AC measurements assume $t_{\rm f}$ = 5ns.

- 6. Viii (min) and Vii. (max) are reference levels for measuring timing of input signals. Also, transition times are measured between $V_{\rm IH}$ and $V_{\rm IL}$
- 7. Internal refresh counter initilization is required. 64 RFSH stimulated cycles are sufficient for this purpose. RFSH reinitilization is required when intervals greater than 2ms have occurred between refresh cycles controlled by RFSH.


ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (4'5'6) (0°C \leq TA \leq 70°C) (VCC = 5.0V \pm 10%)

SYMBOL	PARAMETER	MK48	16-2	MK48	316-3	UNITS	NOTES
		MIN	MAX	MIN	MAX		
tC	Read, Write, or Refresh Cycle Time	270		360		ns	
tCEA	Chip Enable Access Time		150		200	ns	
tCEZ	Chip Enable Data Off Time		35		45	ns	
tOEA	Output Enable Access Time		35		45	ns	
tOEZ	Output Enable Data Off Time		35		45	ns	
tASC	Address to CE Set Up Time	0		0		ns	
tAHC	Address from CE Hold Time	20		25		ns	
tCSC	Chip Select to CE Set Up Time	0		0		ns	
tCHC	Chip Select from CE Hold Time	20		25		ns	
tRCS	WE to CE set up Time for Read Cycle	0		0		ns	
tRCH	WE from CE Hold Time for Read cycle	0		0		ns	
tCE	Chip Enable Duration	150	∞	200	∞	ns	
tp	Chip Enable Precharge Time	50		65		ns	
twsc	Write Enable to CE Set up Time - Early Write	-30		-35		ns	
tWHC	Write Enable from CE Hold Time - Early Write	65		80		ns	
tCSW	Write Enable Delay from CE - Late Write	30	5000	35	5000	ns	
tCHW	CE hold time after WE - Late Write	105		140		ns	
tDSC	Data to CE Set up Time - Early Write	-10		-10		ns	
tDHC	Data from CE Hold Time - Early Write	55		70		ns	
tDSW	Data to WE Setup Time - Late Write	0		0		ns	
tDHW	Data from WE Hold Time - Late Write	20		25		ns	
tWD	Write Pulse Duration	35		45		ns	
tRD1	Refresh Pulse Duration - Single Cycle	35	10000	45	10000	ns	7
tCSR	CE to RFSH set-up Time - Latched Refresh	25		35		ns	
^t ARA	Auto Refresh Mode Delay Time	20		20		μS	
tARH	Auto Refresh Mode Hold Time	370		460		ns	
tRDA	Refresh Pulse Duration - Auto Refresh	20	∞	20	. ∞	μS	7
tŢ	Transition Time (rise and fall)	3	60	3	80	ns	6
tREF	Refresh Period		2		2	ms	7
tCER	CE to RFSH Setup Time	25		35			


READ CYCLE




WRITE CYCLE - EARLY WRITE (OE = HIGH)




WRITE CYCLE - LATE WRITE (OE = HIGH)




SINGLE REFRESH CYCLE AFTER READ (OR WRITE) CYCLE COMPLETE



REFRESH BEFORE READ (OR WRITE) CYCLE COMPLETE (LATCHED REFRESH — SINGLE CYCLE)



AUTO REFRESH MODE



OPERATION

ADDRESSING

The 11 address bits required to decode 8 of the 16,384 memory cell locations within the MK4816 are latched into the on-chip address latches by the high-to-low transition of Chip Enable (CE). Thus, the unique address specified by the 11 Address Inputs (An) define which 1 of 2048 bytes of data is to be accessed. Chip Enable also latches internally the state of Chip Select (CS). For a device to be selected, CS must be high during the highto-low transition of CE. After the specified hold time, the Addresses and CS may be changed in anticipation of the next cycle.

ACTIVE CYCLES

The MK4816 can perform three types of active cycles, determined by user control of CE, OE, CS, WE, and RFSH. The cycles are READ, WRITE, and REFRESH. The MK4816 executes an automatic precharge at the end of any active cycle in preparation for the next active cycle. After the automatic precharge cycle is complete, the device will be in the standby mode until another active cycle is initiated.

READ CYCLE

A READ CYCLE is initiated by Chip Enable (CE) going low with Chip Select(CS) High and Write Enable (WE) high. The cycle is complete when data is output ($\overline{OE} = LOW$) or by CE going high. Completion of the cycle initiates the automatic precharge cycle.

Data Out will become valid at access time provided that Output Enable (OE) is low. If OE is high at access time valid data will not appear at the output terminals although the data will be available to the output data buffers. Access time from OE is approximately 25% of CE access time, allowing adequate time for system decode of OE. If during the same CE cycle OE is taken high the outputs will be disabled; however, valid data may be reaccessed by taking \overline{OE} low again.

At the end of the READ CYCLE, CE going high unlatches the output. If both CE and OE are held low, data out will be valid indefinitely. The trailing edge of CE is noncritical in that it can be taken high any time after meeting the minimum CE pulse width (t_{CF}).

After valid data is output ($\overline{CE} = \overline{OE} = LOW, t \ge t_{ACCESS}$), the MK4816 will initiate an automatic precharge cycle in preparation for the next active cycle. If OE does not go low to permit valid data out, precharge will be initiated by CE going high. The next active cycle may be initiated after the minimum cycle time (T_C) and the minimum precharge time (Tp) have been satisfied.

WRITE CYCLE

A WRITE CYCLE is initiated by Chip Enable (CE) going low with Chip Select (CS) High and Output Enable (OE) high. The cycle is complete when data is written into the memory array ($\overline{WE} = LOW$) or by \overline{CE} going high.

Completion of the cycle initiates the automatic precharge cycle.

Data may be written into the memory locations specified by the address by either an EARLY WRITE CYCLE or a LATE WRITE CYCLE. The type of WRITE CYCLE is determined by the relative timing of the high-to-low transitions of CE and WE.

In an EARLY WRITE CYCLE, WE and Valid Data In must be true with the specified setup and hold times relative to the high-to-low transitions of CE. Upon completion of the WRITE operation, the MK4816 will initiate an automatic precharge cycle in preparation for the next active cycle. The next active cycle may be initiated after the minimum cycle time (T_C) and the minimum precharge time (Tp) have been satisfied.

In a LATE WRITE CYCLE, the high-to-low transition of CE will latch the Addresses and CS internally; however, WE may be delayed as much as 5 µs to allow for more flexible system timing requirements. Valid Data In must be true with the specified setup and hold times relative to the high-to-low transition of WE. In this case, the LATE WRITE CYCLE is initiated by the high-to-low transition of WE. Upon completion of the WRITE operation (or upon CE going high, should WE not go low) precharge will be initiated. The next active cycle may be initiated after the minimum cycle time (T_C) and the minimum precharge time (Tp) have been satisfied.

REFRESH CYCLE

The MK4816 can perform several types of REFRESH cycles, depending upon system requirements and/or user preference. As in other dynamic RAMs any active cycle performs refresh. Independent of the type of REFRESH cycle selected, 128 refresh cycles must be executed during each 2msec refresh interval. The user may specify the Refresh Address, or the Refresh Address generated by the interal Refresh Counter may

EXTERNAL REFRESH ADDRESS (RFSH = HIGH)

This refresh mode is identical to the refresh mode of the MK4116. The ROW address specified by AQ - Ac defines the memory locations to be refreshed. A READ CYCLE or WRITE CYCLE at each of the 128 unique ROW addresses specified by Ao - A6 must be executed during each 2 msec refresh interval. These REFRESH CYCLES may be either distributed or burst mode.

INTERNAL REFRESH ADDRESS (RFSH = PULSED LOW)

System refresh logic may be simplified or eliminated by utilizing the internal refresh control logic of the MK4816. This REFRESH CYCLE is initiated by an active low pulse applied to the Refresh pin (RFSH). The RFSH pulse may occur during an active cycle or during Standby. In most microprocessor systems, it may be conveniently generated with each Instruction Fetch Cycle. (The MK3880 provides a RFSH output signal that connects directly to the RFSH input of the MK4816. Thus, the RAM appears totally static to the system.)

If the RFSH pulse occurs during standby, the RFSH CYCLE will be initiated immediately. If the RFSH pulse occurs during an active cycle, the RFSH command will be latched internally, and the LATCHED REFRESH CYCLE will be initiated upon completion of the automatic precharge of that active cycle.

During the internally controlled REFRESH cycle, the Refresh Address specified by the internal Refresh Counter will be multiplexed onto the ROW address, the REFRESH CYCLE will be executed, and the internal Refresh Counter will be incremented. Upon completion of the REFRESH CYCLE, the MK4816 will initiate an automatic precharge cycle in preparation for the next active cycle. Another active cycle may begin after the minimum cycle time (TC) if RFSH is generated during standby. If a LATCHED REFRESH CYCLE is executed, two cycle times (2TC) and the minimum precharge time (Tp) must be satisfied prior to the next active cycle. These REFRESH cycles may be either distributed or burst mode.

POWER DOWN AUTO REFRESH (RFSH = LOW)

For either power down (battery back-up) operation or microprocessor single-step operation, it is convenient to utilize the AUTO REFRESH mode of the MK4816. The AUTO REFRESH mode is initiated by maintaining RFSH in the low state. If RFSH remains low longer than 20 µsec, the MK4816 will automatically initiate a single Internal Refresh Address REFRESH CYCLE approximately every 15 µsec until the AUTO REFRESH mode is terminated by RFSH going high. During the AUTO REFRESH mode, all inputs except RFSH are inhibited

Valid Data Out from a previous READ CYCLE may be maintained on the I/O pins so long as \overline{CE} and \overline{OE} remain low from that cycle. Once the outputs are disabled by either \overline{CE} or \overline{OE} going high, the Valid Data Out may not be reacessed, since the \overline{CE} and \overline{OE} inputs are inhibited.

MK4816(P/J)-4/5

FEATURES

- □ Organized as 2048 x 8 bits
- ☐ High Performance

Part Number	Access Time	Cycle Time
MK4816-4	250 nsec	450 nsec
MK4816-5	300 nsec	540 nsec

- \square Single +5V \pm 10% power supply
- □ On-Chip Substrate Bias Generator
- ☐ Low Power -150mw Active 25mw Standby

- □ 128 Refresh cycles/2msec
- ☐ All Pins TTL Compatible
- ☐ 28 Pin ROM/PROM compatible package
- Built in Refresh Multiplexer and Refresh Address Counter
- □ Power Down (Standby) Refresh Mode
- ☐ Automatic Precharge for minimum cycle time
- □ Latched Address and CS and independent $\overline{\text{OE}}$ for easy interface in any microprocessor system


DESCRIPTION

The MK4816 uses Mostek's N Channel silicon Gate process and advanced circuit design techniques to package 16,384 bits of Dynamic RAM on a single chip. The MK4816 is the first available 5V only Dynamic MOS RAM and the first wide-word Dynamic RAM designed specifically for use in present and future generation microprocessor systems. Organized as 2048 words x 8 bits, the MK4816 utilizes Mostek's Edge Activated ™ design techniques to provide a low-power, high-performance, cost-effective RAM that includes many


features designed to minimize external interface circuitry while maintaining the internal efficiency of a Dynamic RAM.

The MK4816 requires only a single ± 5 volt (\pm 10%) power supply and is fully TTL compatible on all inputs and outputs. A single Refresh pin allows flexible control of single cycle refresh, burst mode refresh, or automatic refresh in battery back-up mode. Common data I/O with independent chip select and Output Enable controls permit easy interface to either separate or multiplexed address and data bus systems.

BLOCK DIAGRAM



PIN OUT



DQ0-DQ7
A0-A10
CE
CHIP ENABLE
CS
CHIP SELEST
OE
OUTPUT ENABLE
WE
WE
RFSH
INTERNAL REFRESH

Voltage on any pin relative to VSS	1.0V to +7.0
Operating Temperature TA(Ambient)	0°C to +70°
Storage Temperature (Ambient) (Ceramic)	65°C to +150°
Power Dissipation	1 Wa
Short Circuit Output Current	20m

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation th at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions I exeriods may affect reliability.

RECOMMENDED DC OPERATING OPERATIONS $(0^{\circ}C \leq T_{A} \leq +70^{\circ}C)$

PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	4.5	5.0	5.5	Volts	1
Supply Voltage	0	0	0	Volts	1
Logic "1" Voltage All Inputs	2.2		7.0	Volts	1
Logic "O" Voltage All Inputs	-1.0		0.8	Volts	1
	Supply Voltage Supply Voltage Logic "1" Voltage All Inputs	Supply Voltage 4.5 Supply Voltage 0 Logic "1" Voltage All Inputs 2.2	Supply Voltage 4.5 5.0 Supply Voltage 0 0 Logic "1" Voltage All Inputs 2.2	Supply Voltage 4.5 5.0 5.5 Supply Voltage 0 0 0 Logic "1" Voltage All Inputs 2.2 7.0	Supply Voltage 4.5 5.0 5.5 Volts Supply Voltage 0 0 0 Volts Logic "1" Voltage All Inputs 2.2 7.0 Volts

DC ELECTRICAL CHARACTERISTICS1 (0°C \leq TA \leq +70°C) (VCC= 5.0 volts \pm 10%)

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
lcc1	Average V _{CC} Power Supply Current (T _{CC} = t _{CC} min)		30	mA	·
lcc2	Average V _{CC} Power Supply Current (Standby)		5	mA	
I _{IL}	Input Leakage Current (Any Input)	-10	10	μА	2
loL	Output Leakage Current	-10	10	μА	2,3
Vон	Output Logic "1" Voltage I _{OUT} -1mA	2.4		Volts	
V _{OL}	Output Logic "0" Voltage I _{OUT} - 4mA		0.4	Volts	

AC ELECTRICAL CHARACTERISTICS1 $(0^{\circ}C \le T_{A} \le +70^{\circ}C) (V_{CC} = +5.0 \text{ volts} \pm 10\%)$

SYMBOL	PARAMETER	TYP	MAX	NOTES
CI	Input Capacitance	7pF	10pF	
c ₀	Output Capacitance	10pF	15pF	

- All voltages referenced to VSS.
 Measured with 0V \(\subseteq VIN \(\subseteq 5V \)
 Output open circuit (\(\overline{CE} \) high)
- Several cycles are required after power-up before proper device operation is achieved. Any 8 $\overline{\text{CE}}$ cycles are adequate for this purpose.
- 5. AC measurements assume ti 5ns.

- 6. Viii (min) and Vii (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIII and VIII
- 7. Internal refresh counter initilization is required. 64 RFSH stimulated cycles are sufficient for this purpose. RFSH reinitilization is requied when intervals greater than 2ms have occurred between refresh cycles controlled by RFSH.

ELECTRICAL CHARACTERISTICS (0°C \leq TA \leq 70°C) (VCC = 5.0V \pm 10%)

SYMBO	L PARAMETER	MK4816-4		MK4816-5		UNITS	NOTES
		MIN	MAX	MIN	MAX		
tC	Read, Write, or Refresh Cycle Time	450		540		ns	
tCEA	Chip Enable Access Time		250		300	ns	
tCEZ	Chip Enable Data Off Time		55		65	ns	
tOEA	Output Enable Access Time		55		65	ns	
tOEZ	Output Enable Data Off Time		55		65	ns	
tASC	Address to CE Set Up Time	0		0		ns	
tAHC	Address from CE Hold Time	30		35		ns	
tCSC	Chip Select to CE Set Up Time	0		0		ns	
tCHC	Chip Select from CE Hold Time	30		35		ns	
tRCS	WE to CE set up Time for Read Cycle	0		0		ns	
tRCH	WE from CE Hold Time for Read Cycle	0		0		ns	
tCE	Chip Enable Duration	250	∞	300	~	ns	
tP	Chip Enable Precharge Time	80		95			
tWSC	Write Enable to CE Set up Time - Early Write	-40		-45		ns	
tWHC	Write Enable from CE Hold Time - Early Write	95		100		ns	
tCSW	Write Enable Delay from CE - Late Write	40	5000	45	5000	ns	
tCHW	CE hold time after WE - Late Write	175		210		ns	
tDSC	Data to CE Set up Time - Early Write	-10		-10		ns	
tDHC	Data from CE Hold Time - Early Write	85		100		ns	
tDSW	Data to WE Setup Time - Late Write	0		0		ns	
tDHW	Data from WE Hold Time - Late Write	30		35		ns	
tWD	Write Pulse Duration	55		65		ns	
tRD1	Refresh Pulse Duration - Single Cycle	55	10000	65	10000	ns	7
tCSR	CE to RFSH set-up Time - Latched Refresh	45		55		ns	
tARA	Auto Refresh Mode Delay Time	20		20		μS	
tARH	Auto Refresh Mode Hold Time	550		640		ns	
tRDA	Refresh Pulse Duration - Auto Refresh	20	∞	20	~	μS	7
tŢ	Transition Time (rise and fall)	3	100	3	120	ns	6
tREF	Refresh Period		2		2	. ms	7
tCER	CE to RFSH Inactive Setup Time	45		55		ns	†

SUPPLEMENTAL DATA SHEET TO BE USED IN CONJUNCTION WITH MOSTEK MK4816(P/J)-2/3

MEMORY DATA BOOK	
	2
HIGH-RELIABILIT	Y MEMORY



4096x1-BIT DYNAMIC RAM

Extended Operating Temperature Range $(-55^{\circ}C \le T_A \le +85^{\circ}C)$

MKB4027(J)-83/84; MKB4027(F)-84

FEATURES

- □ Extended operating temperature range $(-55^{\circ} \le T_{A} \le +85^{\circ}C)$
- ☐ Industry standard 16-pin DIP (MK 4096) configuration
- □ 200ns access time, 375ns cycle (-83) 250ns access time, 375ns cycle (-84)
- \Box ±10% tolerance on all supplies (+12V, ±5V)

DESCRIPTION


The MK 4027 is a 4096 word by 1 bit MOS random access memory circuit fabricated with MOSTEK's N-channel silicon gate process. This process allows the MK 4027 to be a high performance state-of-the-art memory circuit that is manufacturable in high volume. The MK 4027 employs a single transistor storage cell utilizing a dynamic storage technique and dynamic control circuitry to achieve optimum performance with low power dissipation.

A unique multiplexing and latching technique for the address inputs permits the MK 4027 to be packaged in a standard 16-pin DIP on 0.3 in. centers. This package size provides high system-bit densities and is compatible with widely available automated testing and insertion equipment.


- □ Low Power: 467 mW active (max)
 40 mW standby (max)
- ☐ Improved performance with "gated CAS", "RAS only" refresh and page mode capability
- ☐ All inputs are low capacitance and TTL compatible
- ☐ Input latches for addresses, chip select and data in
- ☐ Three-state TTL compatible output
- ☐ Output data latched and valid into next cycle

System oriented features include direct interfacing capability with TTL, only 6 very low capacitance address lines to drive, on-chip address and data registers which eliminates the need for interface registers, input logic levels selected to optimize noise immunity, and two chip select methods to allow the user to determine the appropriate speed/power characteristics of his memory system. The MK 4027 also incorporates several flexible operating modes. In addition to the usual read and write cycles, readmodify write, page-mode, and RAS-only refresh cycles are available with the MK 4027. Page-mode timing is very useful in systems requiring Direct Memory Access (DMA) operation.

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



PIN NAMES

COLUMN ADDRESS STROBE ĒΞ CHIP SELECT DIN DATA IN POUT BAS DATA OUT **ROW ADDRESS STROBE** WRITE READ/WRITE INPUT POWER (-5V) V_{BB} v_{cc} POWER (+5V) POWER (+ 12V) VDD GROUND

ADDRESS INPUTS

4096x1-BIT DYN RAM MK4027(J)83-84

Voltage on any pin relative to VBB	-0.5V to +20V
Voltage on VDD, VCC relative to VSS	1.0V to +15V
VBB-VSS (VDD-VSS > 0)	0V
Operating temperature, TA (Ambient)	-55° C to $+85^{\circ}$ C
Storage temperature (Ambient)(Ceramic)	-65°C to + 150°C
Short Circuit Output Current	50mA
Power dissipation	

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS 4

 $(-55^{\circ}\text{C} \leq \text{T}_{\Delta} \leq 85^{\circ}\text{C})$

	- · · · · · · · · · · · · · · · · · · ·								
	PARAMETER	MIN	TYP	MAX	UNITS	NOTES			
V _{DD}	Supply Voltage	10.8	12.0	13.2	volts	2			
Vcc	Supply Voltage	4.5V	5.0	5.5	volts	2,3			
V _{SS}	Supply Voltage	0	0	0	volts	2			
V _{BB}	Supply Voltage	-4.5	-5.0	-5.5	volts	2			
VIHC	Logic 1 Voltage, RAS, CAS, WRITE	2.7		7.0	volts	2			
VIH	Logic 1 Voltage, all inputs except RAS, CAS, WRITE	2.7		7.0	volts	2			
VIL	Logic 0 Voltage, all inputs	-1.0		.8	volts	2			

DC ELECTRICAL CHARACTERISTICS 4

 $(-55^{\circ}C \le T_{A} \le 85^{\circ}C)^{1}$ $(V_{DD} = 12.0V \pm 10\%; V_{CC} = 5.0V \pm 10\%; V_{SS} = 0V; V_{BB} = -5.0V \pm 10\%)$

PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Average V _{DD} Power Supply Current			35	mA	5
Standby VDD Power Supply Current			3.0	mA	8
Average VDD Power Supply Current during "RAS only" cycles		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	27	mA	
V _{CC} Power Supply Current				mA	6
Average VBB Power Supply Current			200	μΑ	
Input Leakage Current (any input)			10	μΑ	7
Output Leakage Current			10	μΑ	8,9
Output Logic 1 Voltage @ IOUT = -5mA	2.4			volts	
Output Logic 0 Voltage @ IOUT = 3.2mA		18.7	0.4	volts	
	Average VDD Power Supply Current Standby VDD Power Supply Current Average VDD Power Supply Current during "RAS only" cycles VCC Power Supply Current Average VBB Power Supply Current Input Leakage Current (any input) Output Leakage Current Output Logic 1 Voltage @ IOUT = -5mA Output Logic 0 Voltage @ IOUT =	Average VDD Power Supply Current Standby VDD Power Supply Current Average VDD Power Supply Current during "RAS only" cycles VCC Power Supply Current Average VBB Power Supply Current Input Leakage Current (any input) Output Leakage Current Output Logic 1 Voltage @ IOUT = 2.4 —5mA Output Logic 0 Voltage @ IOUT =	Average VDD Power Supply Current Standby VDD Power Supply Current Average VDD Power Supply Current during "RAS only" cycles VCC Power Supply Current Average VBB Power Supply Current Input Leakage Current (any input) Output Leakage Current Output Logic 1 Voltage @ IOUT = 2.4 —5mA Output Logic 0 Voltage @ IOUT =	Average VDD Power Supply Current 35 Standby VDD Power Supply Current 3.0 Average VDD Power Supply Current during "RAS only" cycles 27 VCC Power Supply Current 200 Input Leakage Current (any input) 10 Output Leakage Current 2.4 Output Logic 1 Voltage @ IOUT = 5mA 2.4 Output Logic 0 Voltage @ IOUT = 5mA 0.4	Average VDD Power Supply Current 35 mA Standby VDD Power Supply Current 3.0 mA Average VDD Power Supply Current during "RAS only" cycles 27 mA VCC Power Supply Current mA 200 μA Input Leakage Current (any input) 10 μA Output Leakage Current 10 μA Output Logic 1 Voltage @ IOUT = -5mA 2.4 volts Output Logic 0 Voltage @ IOUT = -5mA 0.4 volts

NOTES

- T_A is specified for operation at frequencies to t_{RC} ≥ t_{RC} (min).
 Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible provided that all AC parameters are met.
- 2. All voltages referenced to VSS.
- 3. Output voltage will swing from V_{SS} to V_{CC} when enabled, with no output load. For purposes of maintaining data in standby mode, V_{CC} may be reduced to V_{SS} without affecting refresh operations or data retention. However, the V_{OH} (min) specification is not guaranteed in this mode.
- Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- Current is proportional to cycle rate, I_{DD1} (max) is measured at the cycle rate specified by t_{RC} (min). See figure 1 for I_{DD1} limits at other cycle rates.

- 6. I $_{CC}$ depends on output loading. During readout of high level data V_{CC} is connected through a low impedance (135 $^{\Omega}$ typ) to Data Out. At all other times I $_{CC}$ consists of leakage currents only.
- All device pins at 0 volts except V_{BB} which is at -5 volts and the pin under test which is at +10 volts.
- Output is disabled (high-impedance) and RAS and CAS are both at a logic 1. Transient stabilization is required prior to measurement of this parameter.
- 9. 0V ≤ V_{OUT} ≤+ 10V.
- 10. Effective capacitance is calculated from the equation:

$$C = \frac{\Delta Q}{\Delta V}$$
 with $\Delta V = 3$ volts.

11. A.C. measurements assume t_T = 5ns.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (4,11,17)

 $(-55^{\circ}C \le T_{A} \le 85^{\circ}C)$ 1 $(V_{DD} = 12.0V \pm 10\%, V_{CC} = 5.0V \pm 10\%, V_{SS} = 0V, V_{BB} = -5.0V \pm 10\%)$

		MK40	27-83	MK4027-84			
	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
tRC	Random read or write cycle time	375		380		ns	12
tRWC	Read write cycle time	375		395		ns	12
tRMW	Read Modify Write Cycle	405		470		ns	12
tPC	Page mode cycle time	225		285		ns	12
tRAC	Access time from row address strobe		200		250	ns	13,15
tCAC	Access time from column address strobe		135		165	ns	14,15
tOFF	Output buffer turn-off delay		50		60	ns	
tRP	Row address strobe precharge time	120		120		ns	
tRAS	Row address strobe pulse width	200	5,000	250	5,000	ns	
tRSH	Row address strobe hold time	135		165		ns	
tCAS	Column address strobe pulse width	135		165		ns	
tCSH	CAS hold time	200		250		ns	
tRCD	Row to column strobe delay	25	65	35	85	ns	16
tASR	Row address set-up time	0		0		ns	
tRAH	Row address hold time	25		35		ns	
tASC	Column address set-up time	0		0		ns	
tCAH	Column address hold time	55		75		ns	
tAR	Column address hold time referenced to RAS	120		160		ns	
tCSC	Chip select set-up time	0		0		ns	
^t CH	Chip select hold time	55		75		ns	
tCHR	Chip select hold time referenced to RAS	120		160		ns	
tŢ	Transition time (rise and fall)	3	50	3	50	ns	17
tRCS	Read command set-up time	0		0		ns	
tRCH	Read command hold time	0		0		ns	
tWCH	Write command hold time	55		75		ns	
tWCR	Write command hold time referenced to RAS	120		160		ns	
tWP	Write command pulse width	55		75		ns	_
tRWL	Write command to row strobe lead time	70		85		ns	
tCWL	Write command to column strobe lead time	70		85		ns	
tDS	Data in set-up time	0		0		ns	18
tDH	Data in hold time	55		75		ns	18
tDHR	Data in hold time referenced to RAS	120		160		ns	
tCRP	Column to row strobe precharge time	0		0		ns	
tCP	Column precharge time	80	1	110		ns	
tRFSH	Refresh period		2		2	ms	
twcs	Write command set-up time	0		0			19
tCWD	CAS to WRITE delay	80		90		ns	19
tRWD	RAS to WRITE delay	145		175		ns	19
tDOH	Data out hold time	5		5		μs	

Notes Continued

- 12. The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0° C \leq T_A \leq 70°C) is assured. See figure 2 for derating curve.
- 13. Assumes that $t_{RCD} \leqslant t_{RCD}$ (max).
- 14. Assumes that $t_{RCD} \geqslant t_{RCD}$ (max).
- 15. Measured with a load circuit equivalent to 2 TTL loads and 100pF
- 16. Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- V_{IHC} (min) or V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IHC} or V_{IH} and V_{IL}.
- These parameters are referenced to CAS leading edge in random write cycles and to WRITE leading edge in delayed write or readmodify-write cycles.
- 19. tWCS, tCWD, and tRWD are restrictive operating parameters in a read/write or read/modify/write cycle only. If tWCS tWCS (min), the cycle is an early write cycle and Data Out will contain the data written into the selected cell. If tCWD tCWD (min) and tRWD tRWD (min), the cycle is a read-write cycle and Data Out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of Data Out (at access time) is indeterminate.

AC ELECTRICAL CHARACTERISTICS

 $(-55\,^\circ\text{C} \leqslant \text{T}_\text{A} \leqslant 85\,^\circ\text{C}) \text{ (V}_\text{DD} = 12.0 \text{V} \pm 10\%; \text{V}_\text{SS} = 0 \text{V}; \text{V}_\text{BB} = -5.0 \text{V} \pm 10\%)$

	PARAMETER	TYP	MAX	UNITS	NOTES
C 11	Input Capacitance (A ₀ -A ₅), D _{IN} , CS	4	5	pF	10
C 12	Input Capacitance RAS, CAS, WRITE	8	10	pF	10
c ₀	Output Capacitance (DOUT)	5	7	pF	8,10

SUPPLEMENTAL DATA SHEET TO BE USED IN CONJUNCTION WITH MOSTEK MK4027(J)-1/2/3 AND MK4027(J)-4 DATA SHEETS.



4096x1-BIT STATIC RAM

Extended Operating Temperature Range ($-55^{\circ}C \le T_{\Delta} \le +125^{\circ}C$)

MKB4104(P/J)-85

FEATURES

Combination static storage cells and dynamic control circuitry for truly high performance

PART NUMBER 4104(J)-85 4104(J)-86

ACCESS TIME 300ns 350ns

CYCLE TIME 510ns 610ns

☐ Average Power Dissipation less than 150mW.

Standby Power Dissipation less than 53 mW

Single +5V Power Supply (5% tolerance)

Fully TTL Compatible

Fanout: 2 - Standard TTL

2 - Schottky TTL 12 - Low Power Schottky TTL

Standard 18-pin DIP

DESCRIPTION

The MOSTEK MK 4104 is a high performance static random access memory organized as 4096 one bit words. The MK 4104 combines the best characteristics of static and dynamic memory techniques to achieve a TTL compatible, 5 volt only, high performance, low power memory device. It utilizes advanced circuit design concepts and an innovative state-of-the-art N-channel silicon gate process specially tailored to provide static data storage with the performance (speed and power) of dynamic RAMs. Since the storage cell is static the device may be stopped indefinitely with the CE clock in the off (Logic 1) state.


All input levels, including write enable (\overline{WE}) and chip enable (\overline{CE}) are TTL with a one level of 2.4 volts and a zero level of .65 volts. The push-pull output (no pull-up resistor required) delivers a one level of 2.4V minimum and a zero level of .4 volts maximum. The output has a fanout of 2 standard TTL loads or 12 low power Schottky loads.

The RAM employs an innovative static cell which occupies a mere 2.75 square mils (1/2 the area of previous cells) and dissipates power levels comparable to CMOS. The static cell eliminates the need for refresh cycles and associated hardware thus allowing easy system implementation.


Power supply requirement of +5V combined with TTL compatability on all I/0 pins permits easy integration into large memory configurations. The single supply reduces capacitor count and permits denser packaging on printed circuit boards. The 5V only supply requirement and TTL compatible I/0 makes this part an ideal choice for next generation +5V only microprocessors such as MOSTEK's Z80. The early write mode (WE active prior to CE) permits common I/O operation, needed for Z80 interfacing, without external circuitry.

Reliability is greatly enhanced by the low power dissipation which causes a maximum junction rise of dissipation which causes a maximum junction rise of only 6.6°C at 1.6 Megahertz operation. The MK4104 was designed for the system designer and user who require the highest performance available along with MOSTEK's proven reliability. was designed for the system designer and user who

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



PIN NAMES

DOUT

A0 - A11	ADDRESS INPUTS	V
CE	CHIP ENABLE	V
DIN	DATA INPUT	ⅳ

DATA OUTPUT

GROUND 'ss POWER (+5V) V_CC WRITE ENABLE

Voltage on any pin relative to VSS $-1.0V$ to + $7.0V$
Operating Temperature T _A (Ambient)
Storage Temperature (Ambient) (Ceramic) -65° C to +150 $^{\circ}$ C
Power Dissipation
Short Circuit Output Current

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS⁶

 $(-55^{\circ}C \leq T_{A} \leq +125^{\circ}C)$

-	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
VCC	Supply Voltage	4.75	5.0	5.25	Volts	1
VSS	Supply Voltage	0	0	0	Volts	1
VIH	Logic "1" Voltage All Inputs	2.4		7.0	Volts	1
VIL	Logic "O" Voltage All Inputs	-1.0		.65	Volts	1

DC ELECTRICAL CHARACTERISTICS

 $(-55^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}) \text{ (V}_{CC} = 5.0 \text{ volts } \pm 5\%)$

	PARAMETER	MIN	MAX	UNITS	NOTES
ICC1	Average VCC Power Supply Current		27	mA	2
ICC2	Standby VCC Power Supply Current		10	mA	3
ΊĻ	Input Leakage Current (Any Input)	-10	10	μΑ	4
IOL	Output Leakage Current	-10	10	μΑ	3, 5
VOH	Output Logic "1" Voltage IOUT=-500μA	2.4		Volts	11
VOL	Output Logic "O" Voltage IOUT= 5mA		0.4	Volts	11

AC ELECTRICAL CHARACTERISTICS

 $(-55^{\circ}C \leq T_{A} \leq +125^{\circ}C) (V_{CC} = +5.0 \text{ volts} \pm 5\%)$

	PARAMETER	MIN	TYP	MAX	NOTES
Cl	Input Capacitance		4pF	6pF	14
C ₀	Output Capacitance		7pF	7pF	14

NOTES:

- 1. All voltages referenced to VSS.
- I_{CC1} is related to precharge and cycle times. Guaranteed maximum values for I_{CC1} are at minimum cycle time.
- 3. Output is disabled (open circuit), CE is at logic 1.
- 4. All device pins at 0 volts except pin under test at 0% $V_{\mbox{\footnotesize IN}}$ % 5.5V $(V_{\rm CC}$ = 5V)
- 5. $0V \le V_{OUT} \le +5.5V \cdot (V_{cc} = 5V)$
- During power up, CE and WE must be at V_{IH} for minimum of 2ms after V_{CC} reaches 4.75V, before a valid memory cycle can be accomplished.
- 7. Measured with load circuit equivalent to 2 TTL loads and $CL = 100 \, pF$.
- If WE follows after CE by more than WS, then data out may not remain open circuited.

- 9. Determined by user. Total cycle time cannot exceed t_{CE} max.
- 10. Data-in set-up time is referenced to the later of the two falling clock edges \overline{CE} or \overline{WE} .
- 11. AC measurements assume t_T = 5ns. Timing points are taken at .8V and 2.0V on inputs and .8V and 2.0V on the output. Transition times are also taken between these levels.
- 12. $t_C = t_{CE} + t_P + 2t_T$.
- The true level of the output in the open circuit condition will be determined totally by output load conditions. The output is guaranteed to be open circuit within toff.
- 14. Effective capacitance calculated from the equation C = $I\frac{\Delta t}{\Delta V}$ with ΔV equal to 3V and V_{CC} nominal.
- 15. For RMW, tCE = tAC + tWPL + tMOD.
- 16. $t_C = t_{AC} + t_{WPL} + t_P + 3t_T + t_{MOD}$

AC ELECTRICAL CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS⁶, ¹¹ (-55° C \leq TA \leq +125 $^{\circ}$ C) (VCC = +5.0 Volts \pm 5%)

		MK410)4-85	MK410	04-86		
	PARAMETER	MIN	MAX	MIN	MAX	UNIT	NOTES
tC	Read or Write Cycle Time	510		610		ns	12
tAC	Random Access		300		350	ns	7
tCE	Chip Enable Pulse Width	300	5000	350	5000	ns	15
tp	Chip Enable Precharge Time	200		250		ns	
tAH	Address Hold Time	165		190		ns	
tAS	Address Set-Up Time	0		0		ns	
tOFF	Output Buffer Turn-Off Delay	0	75	0	100	ns	13
tws	Write Enable Set-Up Time	0		0		ns	8
tDHC	Data Input Hold Time Referenced to CE	250		285		ns	
tDHW	Data Input Hold Time Referenced to WE	105		125		·	
tww	Write Enabled Pulse Width	90		105		ns	
tMOD	Modify Time	0	5000	0	5000	ns	9
tWPL	WE to CE Precharge Lead Time	105		120		ns	10
tDS	Data Input Set-Up Time	0		0		ns	
tWH	Write Enable Hold Time	225		260		ns	
tΤ	Transition Time	5	50	5	50	ns	
tRMW	Read-Modify-Write Cycle Time	620	24	735		ns	16
tRS	Read Set-Up Time	0		0		ns	

SUPPLEMENTAL DATA SHEET TO BE USED IN CONJUNCTION WITH MOSTEK MK4104P/N DATA SHEET





16.384×1-BIT DYNAMIC RAM

Extended Operating Temperature Range ($-55^{\circ}C \leq T_A \leq +85^{\circ}C$)

MKB4116(P/J)-83/93/84

MKB4116(E/F)-84

FEATURES

- Recognized industry standard 16-pin configuration from MOSTEK
- 200ns access time, 375ns cycle (MK4116-83/93)
 250ns access time, 410ns cycle (MK4116-84)
- □ ±10% tolerance on all power supplies (+12V,±5V)
- ☐ Low power: 462mW active, 30mW standby (max)
- Output data controlled by CAS and unlatched at end of cycle to allow two dimensional chip selection and extended page boundary
- ☐ Common I/O capability using "early write" operation
- Read-Modify-Write, RAS-only refresh, and Pagemode capability
- All inputs TTL compatible, low capacitance, and protected against static charge
- ☐ 128 refresh cycles (2msec refresh interval: -83, -84; 1msec refresh interval: -93)
- \Box Extended operating ambient temperature range (-55° C ≤ TA ≤ +85° C)

DESCRIPTION


The MK 4116 is a new generation MOS dynamic random access memory circuit organized as 16,384 words by 1 bit. As a state-of-the-art MOS memory device, the MK 4116 (16K RAM) incorporates advanced circuit techniques designed to provide wide operating margins, both internally and to the system user, while achieving performance levels in speed and power previously seen only in MOSTEK's high performance MK 4027 (4K RAM).

The technology used to fabricate the MK 4116 is MOSTEK's double-poly, N-channel silicon gate, POLY (1) process. This process, coupled with the use of a single transistor dynamic storage cell, provides the maximum possible circuit density and reliability, while maintaining high performance capability. The use of dynamic circuitry through-


out, including sense amplifiers, assures that power dissipation is minimized without any sacrifice in speed or operating margin. These factors combine to make the MK 4116 a truly superior RAM product.

Multiplexed address inputs (a feature pioneered by MOSTEK for its 4K RAMS) permits the MK 4116 to be packaged in a standard 16-pin DIP. This recognized industry standard package configuration, while compatible with widely available automated testing and insertion equipment, provides highest possible system bit densities and simplifies system upgrade from 4K to 16K RAMs for new generation applications. Non-critical clock timing requirements allow use of the multiplexing technique while maintaining high performance.

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



PIN NAMES

AO-A6 ADDRESS INPUTS
CAS COLUMN ADDRESS STROBE
DIN DATA IN
DATA OUT

RAS ROW ADDRESS STROBE
WRITE READ/WRITE INPUT
VBB POWER (-5V)

POWER (+5V) POWER (+12V) GROUND

Vcc

VDD

Vss

Voltage on any pin relative to VBB	+20V
Voltage on VDD, VCC supplies relative to VSS1.0V to +1	15.0V ,
VBB-VSS (VDD-VSS>0V)	0V
Operating temperature, TA (Ambient)	85°C
Storage temperature (Ambient)65°C to +	
Short circuit output current	50mA
Power dissipation	Watt

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS 6

 $(-55^{\circ} C \le T_{A} \le +85^{\circ} C)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	V _{DD} V _{CC} V _{SS} V _{BB}	10.8 4.5 0 -4.5	12.0 5.0 0 -5.0	13.2 5.5 0 —5.5	Volts Volts Volts Volts	2 2,3 2 2
Input High (Logic 1) Voltage, RAS, CAS, WRITE	VIHC	2.7	-	7.0	Volts	2
Input High (Logic 1) Voltage, all inputs except RAS, CAS WRITE	VIH	2.4	-	7.0	Volts	2
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	-	.8	Volts	2

DC ELECTRICAL CHARACTERISTICS

 $(-55^{\circ} \text{ C} \le \text{TA} \le +85^{\circ} \text{C}) \text{ (VDD} = 12.0 \text{V} \pm 10\%; \text{V}_{CC} = 5.0 \text{V} \pm 10\%; -5.5 \text{V} \le \text{V}_{BB} \le -4.5 \text{V}; \text{V}_{SS} = 0 \text{V})$

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT Average power supply operating current (RAS, CAS cycling; tRC = tRC Min)	IDD1 ICC1 IBB1		35 400	mA μA	4 5
STANDBY CURRENT Power supply standby current (RAS = V _{IHC} , D _{OUT} = High Impedance)	IDD2 ICC2 IBB2	-10	2.25 10 200	mΑ μΑ μΑ	
REFRESH CURRENT Average power supply current, refresh mode (RAS cycling, CAS = V _{IHC} ; t _{RC} = t _{RC} Min)	IDD3 ICC3 IBB3	-10	27 10 400	mΑ μΑ μΑ	4
PAGE MODE CURRENT Average power supply current, page-mode operation (RAS = V _{IL} , CAS cycling; tPC = tPC Min)	IDD4 IGC4 IBB4		27 400	mA μ A	4 5
INPUT LEAKAGE Input leakage current, any input (VBB = $-5V$, $0V \le V_{IN} \le +7.0V$, all other pins not under test = 0 volts)	l(L)	-10	10	μА	
OUTPUT LEAKAGE Output leakage current (D _{OUT} is disabled, 0V ≤ V _{OUT} ≤ +5.5V)	¹ 0(L)	-10	10	μΑ	
OUTPUT LEVELS Output high (Logic 1) voltage (IOUT = -5mA)	Vон	2.4		Volts	3
Output low (Logic 0) voltage (IOUT = 4.2 mA)	VOL		0.4	Volts	

NOTES:

- T_A is specified here for operation at frequencies to t_{RC} ≥ t_{RC} (min). Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible, however, provided AC operating parameters are met.
- All voltages referenced to V_{SS}.
- Output voltage will swing from V_{SS} to V_{CC} when activated with no current loading. For purposes of maintaining data in standby

mode, V_{CC} may be reduced to V_{SS} without affecting refresh operations or data retention. However, the V_{OH} (min) specification is not guaranteed in this mode.

- 4. I_{DD1}, I_{DD3} , and I_{DD4} depend on cycle rate. See figures 2,3, and 4 for I_{DD} limits at other cycle rates.
- I_{CC1} and I_{CC4} depend upon output loading. During readout of high level data V_{CC} is connected through a low impedance (135 ½ typ) to data out. At all other times I_{CC} consists of leakage currents only.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (6,7,8)

 $(-55^{\circ} \text{ C} \le \text{T}_{A} \le +85^{\circ} \text{C})^{-1} (\text{V}_{DD} = 12.0 \text{V} \pm 10\%; \text{V}_{CC} = 5.0 \text{V} \pm 10\%, \text{V}_{SS} = 0 \text{V}, -5.5 \text{V} \le \text{V}_{BB} \le -4.5 \text{V})$

MK				MK 4			
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	NOTES
Random read or write cycle time	tRC	375		410		ns	9
Read-write cycle time	tRWC	375		425		ns	9
Read modify write cycle time	tRMW	405		500		ns	9
Page mode cycle time	tPC	225		275		ns	9
Access time from RAS	tRAC		200		250	ns	10,12
Access time from CAS	tCAC		135		165	ns	11,12
Output buffer turn-off delay	tOFF	0	50	0	60	ns	13
Transition time (rise and fall)	tŢ	3	50	3	50	ns	8
RAS precharge time	tRP	120		150		ns	
RAS pulse width	tRAS	200	5000	250	5000	ns	
RAS hold time	tRSH	135		165		ns	
CAS hold time	tCSH	200		250		ns	-
CAS pulse width	tCAS	135	5000	165	5000	ns	
RAS to CAS delay time	tRCD	25	65	35	85	ns	14
CAS to RAS precharge time	tCRP	0		0		ns	
Row Address set-up time	tASR	0		0		ns	
Row Address hold time	tRAH	25		35		ns	
Column Address set-up time	tASC	0		0		ns	
Column Address hold time	tCAH	55		75		ns	
Column Address hold time referenced to RAS	tAR	120		160		ns	
Read command set-up time	tRCS	0		0		ns	
Read command hold time	tRCH	0		0		ns	
Write command hold time	twch	55		75		ns	
Write command hold time referenced to RAS	twcr	120		160		ns	
Write command pulse width	tWP	55		75		ns	
Write command to RAS lead time	tRWL	70		85		ns	
Write command to CAS lead time	tCWL	70		85		ns	
Data-in set-up time	tDS .	0		0		ns	15
Data-in hold time	tDH	55		75		ns	15
Data-in hold time referenced to RAS	†DHR	120		160		ns	
CAS precharge time (for page-mode cycle only)	tCP	80		100		ns	
Refresh period	tREF		2/1		2	ms	19
WRITE command set-up time	twcs	0		0		ns	16
CAS to WRITE delay	tCWD	80		90		ns	16
RAS to WRITE delay	tRWD	145		175		ns	16

NOTES (Continued)

- Several cycles are required after power-up before proper device operation is achieved.
 Any 8 cycles which perform refresh are adequate for this purpose.
- 7. AC measurements assume t₁ 5ns.
- V_{IIIC} (min) or V_{III} (min) and V_{II} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IIIC} or V_{III} and V_{II}.
- The specifications for t_{RC} (min) t_{RMM} (min) and t_{RMC} (min) are used only to indicate cycle
 time at which proper operation over the full temperature range (0° C ≤ T_A ≤ 70°C) is
 assured.
- Assumes that t_{RCD} ≤ t_{RCD} (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RCD} will increase by the amount that t_{RCD} exceeds the value shown.
- 11. Assumes that $t_{RCD} \leq t_{RCD}$ (max).
- 12. Measured with a load equivalent to 2 TTL loads and 100pF.
- 13. t_{oFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

- 14. Operation within the $t_{n\in D}$ (max) limit insures that $t_{n\in N}$ (max) can be met. $t_{n\in D}$ (max) is specified as a reference point only; if $t_{n\in D}$ signered than the specified $t_{n\in D}$ (max) limit, then access time is controlled exclusively by t_n .
- 15. These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.
- 6. I_{NCS, I, ND} and I_{ND} are restrictive operating parameters in read write and read modify write cycles only. If I_{NCS} ≥ I_{NCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If I_{NC} ≥ I_{NCD} (min and I_{NCD} ≥ I_{NCD} (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- 17. Effective capacitance calculated from the equation C = 1 Δ t with Δ V = 3 volts and power supplies at nominal levels. Δ V
- 18. CAS = V_{III} to disable D_{OL1}.
- 19. 4116-93 has 1msec refresh

AC ELECTRICAL CHARACTERISTICS

 $(-55^{\circ}\text{C} \leqslant \text{T}_{\text{A}} \leqslant 85^{\circ}\text{C}) \ \ (\text{V}_{\text{DD}} = 12.0\text{V} \pm 10\%; \, \text{V}_{\text{SS}} = 0\text{V}; -5.5\text{V} \leqslant \text{V}_{\text{BB}} \leqslant -4.5\text{V})$

PARAMETER	SYMBOL	TYP	MAX	UNITS	NOTES
Input Capacitance (A ₀ -A ₆), D _{IN}	C _{I1}	4	5	pF	17
Input Capacitance RAS, CAS, WRITE	C ₁₂	8	10	pF	17
Output Capacitance (DOUT)	C ₀	5	7	pF	17, 18

SUPPLEMENTAL DATA SHEET TO BE USED IN CONJUNCTION WITH MOSTEK MK4116-2/3 AND MK4116-4 DATA SHEETS

16K-BIT MOS READ ONLY MEMORY

Extended Operating Temperature Range (-55°C≤T_A≤+125°C)

MKB34000(P)-84

FEATURES

- □ 2K x 8 organization with static interface
- ☐ 450 ns max access time
- \square Single +5V \pm 10% power supply
- ☐ 550mW max power dissipation
- □ Extended operating temperature range -55° C \leq T $_{\Delta}$ \leq 125 $^{\circ}$ C

- ☐ Contact programmed for fast turn-around
- ☐ Three programmable chip selects
- ☐ Inputs and three-state outputs TTL compatible
- ☐ Outputs drive 1 TTL load and 100pF

DESCRIPTION


The MK 34000 is a new generation N-channel silicon gate MOS Read Only Memory circuit organized as 2048 words by 8 bits. As a state-of-the-art device, the MK 34000 incorporates advanced circuit techniques designed to provide maximum circuit density and reliability with highest possible performance, while maintaining low power dissipation and wide operating margins.

The MK 34000 requires a single +5 volt (± 10% tolerance) power supply and has complete TTL compatibility at all inputs and outputs (a feature made possible by MOSTEK's Ion-implantation technique). The three chip select inputs can be programmed for any desired combination of active high's or low's or even an optional "DON'T CARE" state. The convenient static operation of the MK 34000 coupled with the programmable chip select inputs and three-state TTL compatible outputs results in extremely simple interface requirements.


An outstanding feature of the MK 34000 is the use of contact programming over gate mask programming. Since the contact mask is applied at a later processing stage, wafers can be partially processed and stored. When an order is received, a contact mask, which represents the desired bit pattern, is generated and applied to the wafers. Only a few processing steps are left to complete the part. Therefore, the use of contact programming reduces the turnaround time for a custom ROM.

Any application requiring a high performance, high bit density ROM can be satisfied by this device. The MK 34000 is ideally suited for 8-bit microprocessor systems such as those which utilize the Z80 or F8. The MK 34000 also provides significant cost advantages over PROM.

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



*Programmable Chip Selects

16K-BIT MOS RAM MK34000(P)-84

Voltage on Any Terminal Relative to Ground0.5V to + 7V
Operating Temperature T _A (Ambient)
Storage Temperature – Ceramic (Ambient)65°C to + 150°C
Power Dissipation

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS 6 (V_{CC} = 5V \pm 10%) (-55° C \leq T_A \leq +125 $^{\circ}$ C)

-	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V _{CC}	Power Supply Voltage	4.5	5.0	5.5	Volts	6
VIL	Input Logic 0 Voltage	-0.5		0.8	Volts	
VIH	Input Logic 1 Voltage	2.2		V _{CC}	Volts	

D C ELECTRICAL CHARACTERISTICS 6 (V_{CC} = 5V ± 10%) (-55° C \leq T_A \leq +125° C)

	PARAMETER	MIN	MAX	UNITS	NOTES
I _{CC}	VCC Power Supply Current		100	mA	1
I _{I(L)}	Input Leakage Current		10	μΑ	2
I _{O(L)}	Output Leakage Current		10	μΑ	3
VoL	Output Logic 0 Voltage @ IOUT = 2.0mA	\$ 1	0.4	volts	
Voн	Output Logic 1 Voltage @ IOUT = - 220 μA	2.4	Vcc	volts	

A C ELECTRICAL CHARACTERISTICS 6 (V_{CC} = 5V ± 10%) (-55° C \leq T_A \leq +125 $^{\circ}$ C)

	PARAMETER	MIN	MAX	UNITS	NOTES
tACC	Address to output delay time		450	ns	4
tcs	Chip select to output delay time		250	ns	4
t _{CD}	Chip deselect to output delay time		200	ns	4

CAPACITANCE

	PARAMETER	TYP	MAX	UNITS	NOTES
CIN	Input Capacitance	6	8	pF	5
C _{OUT}	Output Capacitance	10	15	pF	5

NOTES:

- 1. All inputs 5.5V; Data Outputs open.
- 2. $V_{IN} = 0V$ to 5.5V
- Device unselected; V_{OUT} = 0V to 5.5V.
- 4. Measured with 1 TTL load and 100pF, transition times = 20ns 6.
- 5. Capacitance measured with Boonton Meter or effective capacitance calculated from the equation :
 - $C = \frac{1 \Delta t}{}$ with current equal to a constant 20mA.
 - Δv
- A minimum 250 µs time delay is required after the application of V_{CC} (+5) before proper device operation is achieved.

ADDRESS VIH VALID PROGRAMMABLE VIH CHIP SELECTS VOH VOH VOH VOH VOH VOH OPEN OPEN OPEN OPEN OPEN OPEN

* The chip select inputs can be user programmed so that either the input is enabled by a Logic 0 voltage (V_{IL}), a Logic 1 voltage (V_{IH}), or the input is always enabled (regardless of the state of the input). See chart below for programming instructions.

INFORMATION FIELD

FIRST CARD

COLS

MOSTEK 34000 ROM PUNCHED CARD CODING FORMAT (1)

DATA FORMAT

128 data cards (16 data words/card)

with the following format:

1-30 31-50 60-72 SECOND CARD 1-30 31-50	Customer Customer Part Number MOSTEK Part Number (2) Engineer at Customer Site Direct Phone Number for	COLS 1-4 5-7 8-52	INFORMATION FIELD Four digit octal address of first output word on card Three digit octal output word specified by address in column 1-4 Next fifteen output words,			
THIRD CARD	Engineer	0-32	each word consists of three octal digits.			
1-5 33	MOSTEK Part Number (2) Chip Select One "1" = CS1 or "0" = $\overline{CS1}$ or "2" = Don't Care	the fou	e or negative logic formats are accepted as noted in rth card. Id by MOSTEK; may be left blank.			
35	Chip Select Two $"1" = CS_2$ or $"0" = \overline{CS_2}$	MOSTEK punched card coding format should be us Punch "MOSTEK" starting in column one.				
37	or "2" = Don't Care Chip Select Three "1" = CS3 or "0" = CS3 or "2" = Don't Care	verifica required this MO Data Sh (b) VE	s as: (a) VERIFICATION HOLD - i.e. customer tion of the data as reproduced by MOSTEK is d prior to production of the ROM. To accomplish STEK supplies a copy of its Customer Verification neet (CVDS) to the customer. RIFICATION PROCESS - i.e. the customer will			
FOURTH CARD			a CVDS but production will begin prior to receipt omer verification; (c) VERIFICATION NOT			
1-9 15-28	Data Format (3) Logic - ("Positive Logic"	NEEDE	D - i.e. the customer will not receive a CVDS and tion will begin immediately.			
35-57	or "Negative Logic") Verification Code (4)					

64K-BIT MOS READ-ONLY MEMORY

Extended Operating Temperature Range

MKB36000(P)-80/84

FEATURES

- ☐ MK36000 8K x 8 Organization— "Edge Activated" * operation (CE)
- ☐ Maximum access time: 300ns (-84) 250ns (-80)
- ☐ Single +5V ± 10% power supply
- ☐ Low Power Dissipation—220mW max active
- ☐ Extended operating ambient temperature range

- $(-55^{\circ} \text{ C} \le \text{TA} \le +125^{\circ} \text{ C}): -84$ $(-40^{\circ} \text{ C} \le \text{TA} \le +85^{\circ} \text{ C}): -80$
- Low Standby Power Dissipation— 55mW typical (CE High)
- ☐ On chip latches for addresses
- ☐ Inputs and three-state outputs-TTL compatible
- ☐ Outputs drive 2 TTL loads and 100 pF
- ☐ Standard 24 pin DIP (EPROM Pin Out Compatible)

DESCRIPTION


The MK36000 is a new generation N-channel silicon gate MOS Read Only Memory, organized as 8192 words by 8 bits. As a state-of-the-art device, the MK 36000 incorporates advanced circuit techniques designed to provide maximum circuit density and reliability with the highest possible performance, while maintaining low power dissipation and wide operating margins.

The MK36000 utilizes what is fast becoming an industry standard method of device operation. Use of a static storage cell with clocked control periphery allows the circuit to be put into an automatic low power standby mode. This is accomplished by maintaining the chip enable (\overline{CE}) input at a TTL high level. In this mode, power dissipation is reduced to typically 35mW, as compared to unclocked devices which


draw full power continuously. In system operation, a device is selected by the $\overline{\text{CE}}$ input, while all others are in a low power mode, reducing the overall system power. Lower power means reduced power supply cost, less heat to dissipate and an increase in device and system reliability.

The edge activated chip enable also means greater system flexibility and an increase in system speed. The MK36000 features onboard address latches controlled by the $\overline{\text{CE}}$ input. Once the address hold time specification has been met, new address data can be applied in anticipation of the next cycle. Outputs can be wire- 'OR'ed together, and a specific device can be selected by utilizing the $\overline{\text{CE}}$ input with no bus conflict on the outputs. The $\overline{\text{CE}}$ input allows the fastest access times yet available in 5 volt only

FUNCTIONAL DIAGRAM (MK 36000)



PIN CONNECTIONS



^{*} Trademark of Mostek Corporation

Voltage on Any Terminal Relative to VSS	0.5V to +7V
Operating Temperature TA (Ambient) -84	-55°C to + 125°C
Operating Temperature TA (Ambient) -80	40°C to +85°C
Storage Temperature - Ceramic (Ambient)	-65°C to + 150°C
Power Dissipation	1 Watt

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS⁶

 $(-55^{\circ} \text{ C} \le \text{TA} \le +125^{\circ} \text{ C}) \text{ for } -84; (-40^{\circ} \text{ C} \le \text{TA} \le +85^{\circ} \text{ C}) \text{ for } -80$

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V _C C	Power Supply Voltage	4.5	5.0	5.5	Volts	6
VIL	Input Logic 0 Voltage	-1.0		0.8	Volts	
ViH	Input Logic 1 Voltage	2.4		V _{CC}	Volts	

DC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5V \pm 10%) (-55° C \leq T_A \leq +125° C) for -84; (-40° C \leq T_A \leq +85° C) for -80 6

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
ICC1	VCC Power Supply Current (Active)			40	mA	1
ICC2	VCC Power Supply Current (Standby)			10	mA	7
l(L)	Input Leakage Current	-10		10	μΑ	2
lO(L)	Output Leakage Current	-10		10	μΑ	3
VOL	Output Logic ''O'' Voltage @ IOUT = 3.3mA			0.4	volts	
Vон	Output Logic ''1'' Voltage @ IOUT = -220 μΑ	2.4			volts	

AC ELECTRICAL CHARACTERISTICS

(VCC = 5V \pm 10%)6 (-40° \leq TA \leq +85°C) for -80 (-55°C \leq TA \leq +125°C) for -846

		36000-80 (-40° C≤ T _A ≤+85° C)		36000-84 (-55° C≤ T д≤+125° C)			
	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
tC	Cycle Time	375		450		ns	4
tCE	CE Pulse Width	250		300			4
tAC	CE Access Time		250		300	ns	4
tOFF	Output Turn Off Delay		60		75	ns	4
tAH	Address Hold Time Referenced to CE	60		75		ns	
tAS	Address Setup Time Referenced to CE	0		0		ns	
tp	CE Precharge Time	125		150		ns	

NOTES:


- Current is proportional to cycle rate. I_{CCI} is measured at the specified minimum cycle time.
- 2. V_{IN} = 0V to 5.5V
- 3. Device unselected; V_{OUT} = 0V to 5.5V
- 4. Measured with 2 TTL loads and 100pF, transistion times = 20ns
- Capacitance measured with Boonton Meter or effective capacitance calculated from the equation:
 - $C = \frac{\triangle Q}{\triangle V}$ with $\triangle V = 3$ volts

- A minimum 250 μs time delay is required after the application of VCC (+5) before proper device operation is achieved. CE must be high during this period.
- 7 CE high.

 $(-55^{\circ} \text{C} \le \text{T}_{A} \le + 125^{\circ} \text{C})$

	PARAMETER	TYP	MAX	UNITS	NOTES
CI	Input Capacitance	5	8	pF	5
со	Output Capacitance	7	15	pF	5





MK36000 ROM PUNCHED CARD CODING FORMAT (1 & 6)

FIRST CARD

COLS	INFORMATION FIELD	COLS	INFORMATION FIELD
1-30 31-50	Customer Customer Part Number	1-4	Four digit octal address of first output word on card
60-72	MOSTEK Part Number (2)	5-7	Three digit octal output word specified by address in
SECOND CARD			column 1-4
1-30 31-50	Engineer at Customer Site Direct Phone Number for Engineer	8-52	Next fifteen output words, each word consists of three octal digits.

THIRD CARD

MOSTEK Part Number (2) 1-5

FOURTH CARD

1-9	Data Format (3)
15-28	Logic - ("Positive Logic"
	or "Negative Logic")
35-57	Verification Code (4)

DATA FORMAT

512 data cards (16 data words/card) with the following format:

NOTES:

- 1. Positive or negative logic formats are accepted as noted in the fourth card.
- 2. Assigned by MOSTEK; may be left blank.
- 3. MOSTEK punched card coding format should be used. Punch "MOSTEK" starting in column one.
- 4. Punches as: (a) VERIFICATION HOLD i.e. customer verification of the data as reproduced by MOSTEK is required prior to production of the ROM. To accomplish this MOSTEK supplies a copy of its Customer Verification Data Sheet (CVDS) to the customer. (b) VERIFICATION PROCESS - i.e. the customer will receive a CVDS but production will begin prior to receipt of customer verification; (c) VERIFICATION NOT NEEDED - i.e. the customer will not receive a CVDS and production will begin immediately.
- 5. 512 cards for MK 36000
- 6. Please consult MOSTEK ROM Programming Guide for further details on other formats.



DESCRIPTION (Continued)

ROM's and imposes no loss in system operating flexibility over an unclocked device.

Other system oriented features include fully TTL compatible inputs and outputs. The three state outputs, controlled by the CE input, will drive a minimum of 2 standard TTL loads. The MK36000 operates from a single +5 volt power supply with a wide \pm 10% tolerance, providing the widest operating margins available. The MK36000 is packaged in the industry standard 24 pin DIP.

Any application requiring a high performance, high bit density ROM can be satisfied by the MK36000 ROM. This device is ideally suited for 8 bit microprocessor systems such as those which utilize the Z-80. It can offer significant cost advantages over PROM.

OPERATION

The MK36000 is controlled by the chip enable (\overline{CE}) input. A negative going edge at the \overline{CE} input will

activate the device as well as strobe and latch the inputs into the onchip address registers. At access time the outputs will become active and contain the data read from the selected location. The outputs will remain latched and active until $\overline{\text{CE}}$ is returned to the inactive state.


Programming Data

MOSTEK is now able to utilize a wide spectrum of data input formats and media. Those presently available are listed in the following table:

Table 1

Acceptable Media	Acceptable Format
CARDS PAPER TAPE PROMS DATA LINK	MOSTEK INTEL CARD INTEL TAPE EA MOSTEK F-8 MOTOROLA 6800

								В		



PERSONAL COMPUTING AND HOME ENTERTAINMENT MEMORIES







4096x1-BIT DYNAMIC RAM

MK4015 (J/N)

FEATURES

- ☐ Recognized industry standard 16-pin configuration from Mostek
- □ 250ns access time, 380ns cycle
- ☐ Output data latched and valid into next cycle
- □ Low Power: 462mW active (max) 38mW standby (max)

- ☐ Improved performance with "gated CAS", "RAS only" refresh, and Read-Modify-Write
- ☐ All inputs are low capacitance and TTL compatible
- ☐ Input latches for addresses, chip select and data in
- ☐ Three-state TTL compatible output


DESCRIPTION

The MK 4015 is a 4096 word by 1 bit MOS random access memory circuit fabricated with MOSTEK's N-channel silicon gate process. This process allows the MK 4015 to be a high performance state-of-the-art memory circuit that is manufacturable in high volume. The MK 4015 employs a single transistor storage cell utilizing a dynamic storage technique and dynamic control circuitry to achieve optimum performance with low power dissipation.


A unique multiplexing and latching technique for the address inputs permits the MK 4015 to be packaged in a standard 16-pin DIP on 0.3 in. centers. This package size provides high system-bit densities and is compatible with widely available automated testing and insertion equipment.

System oriented features include direct interfacing capability with TTL, only 6 very low capacitance address lines to drive, on-chip address and data registers which eliminates the need for interface registers, and two chip select methods to allow the user to determine the appropriate speed/power characteristics of his memory system. The MK 4015 also incorporates several flexible operating modes. In addition to the usual read and write cycles, read-modify write, and RAS-only refresh cycles are available with the MK 4015.

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



PIN NAMES

AC-A5 COLUMN ADDRESS STROBE
CS CHIP SELECT
DIN DATA IN
DOUT ROW ADDRESS STROBE
RAS ROW ADDRESS STROBE
READ/WRITE INPUT
VPP
POWER (-5V)

VBB POWER (-5V)
VCC POWER (+5V)
VDD POWER (+ 12V)
VSS GROUND

ABSOLUTE MAXIMUM RATINGS*

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS 4

 $(0^{\circ}C \leq T_A \leq 55^{\circ}C)^{-1}$

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V _{DD}	Supply Voltage	11.4	12.0	12.6	volts	2
VCC	Supply Voltage	4.5V	5.0	5.5	volts	2,3
VSS	Supply Voltage	0	0	0	volts	2
V _{BB}	Supply Voltage	-4.5	-5.0	-5.5	volts	2
VIHC	Logic 1 Voltage, RAS, CAS, WRITE	3.0		7.0	volts	2
VIH	Logic 1 Voltage, all inputs except RAS, CAS, WRITE	3.0		7.0	volts	2
VIL	Logic 0 Voltage, all inputs	-1.0		.65	volts	2

DC ELECTRICAL CHARACTERISTICS 4

 $(0^{\circ}C \leq T_{A} \leq 55^{\circ}C)^{1} (V_{DD} = 12.0V \pm 5\%; V_{CC} = 5.0V \pm 10\%; V_{SS} = 0V; V_{BB} = -5.0V \pm 10\%)$

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
I _{DD1}	Average VDD Power Supply Current			35	mA	5
I _{DD2}	Standby VDD Power Supply Current			3	mA	8
IDD3	Average VDD Power Supply Current during "RAS only" cycles			25	mA	
ICC	VCC Power Supply Current				mA	6
IBB	Average VBB Power Supply Current			150	μΑ	
II(L)	Input Leakage Current (any input)			10	μΑ	7
lO(L)	Output Leakage Current			10	μΑ	8,9
Vон	Output Logic 1 Voltage @ IOUT = -5mA	2.4			volts	
VOL	Output Logic 0 Voltage @ I _{OUT} = 3.2mA			0.4	volts	

NOTES

- 1. T_A is specified for operation at frequencies to $t_{RC} \ge t_{RC}$ (min).
- 2. All voltages referenced to VSS.
- Output voltage will swing from V_{SS} to V_{CC} when enabled, with no output load. For purposes of maintaining data in standby mode, V_{CC} may be reduced to V_{SS} without affecting refresh operations or data retention. However, the V_{OH} (min) specification is not guaranteed in this mode.
- Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- Current is proportional to cycle rate, I_{DD1} (max) is measured at the cycle rate specified by t_{RC} (min). See figure 1 for I_{DD1} limits at other cycle rates.
- 6. I_{CC} depends on output loading. During readout of high level data V_{CC} is connected through a low impedance (135:: typ) to Data Out. At all other times I_{CC} consists of leak age currents only.
- All device pins at 0 volts except V_{BB} which is at -5 volts and the pin under test which is at +10 volts.
- Output is disabled (high-impedance) and RAS and CAS are both at a logic 1. Transient stabilization is required prior to measurement of this parameter.
- 9. $0V \leqslant V_{OUT} \leqslant + 10V$.
- 10. Effective capacitance is calculated from the equation:

$$C = \frac{\Delta Q}{\Delta V}$$
 with $\Delta V = 3$ volts.

11. A.C. measurements assume t_T = 5ns.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS4,11,17

 $(0^{\circ}C \le TA \le 55^{\circ}C)^{1}$ (VDD = 12.0V \pm 5%, VCC = 5.0V \pm 10%, VSS = OV, VBB = -5.0V \pm 10%)

		MK/	MK4015				
	PARAMETER	MIN	MAX	Units	Notes		
tRC	Random read or write cycle time	380		ns			
tRWC	Read write cycle time	395		ns			
tRMW	Read modify write cycle time	470		ns			
^t RAC	Access time from row address strobe		250	ns	13,15		
^t CAC	Access time from column address strobe		165	ns	14,15		
^t OFF	Output buffer turn-off delay		60	ns			
tRP	Row address strobe precharge time	120		ns			
^t RAS	Row address strobe pulse width	250	4000	ns			
^t RSH	Row address strobe hold time	165		ns			
tCAS	Column address strobe pulse width	165	4000	ns			
tcsH	Column address strobe hold time	250		ns			
^t RCD	Row to column strobe delay	35	85	ns	16		
tASR	Row address set-up time	0		ns			
^t RAH	Row address hold time	35		ns			
tASC	Column address set-up time	0		ns			
^t CAH	Column address hold time	75		ns			
tAR	Column address hold time referenced to RAS	160		ns			
tcsc	Chip select set-up time	0		ns			
^t CH	Chip select hold time	75		ns			
^t CHR	Chip select hold time referenced to RAS	160		ns			
tŢ	Transition time (rise and fall)	3	50	ns	17		
tRCS	Read command set-up time	0		ns			
tRCH	Read command hold time			ns			
tWCH	Write command hold time	75		ns			
tWCR	Write command hold time referenced to RAS	160		ns			
tWP	Write command pulse width	75		ns			
^t RWL	Write command to row strobe lead time	100		ns			
tCWL	Write command to column strobe lead time	100		ns			
^t DS	Data in set-up time	0		ns	18		
[‡] DH	Data in hold time	75		ns	18		
^t DHR	Data in hold time referenced to RAS	160		ns			
tCRP	Column to row strobe precharge time	0		ns			
tRFSH	Refresh period		1	ms			
twcs	Write command set-up time	0		ns	19		
tCWD	CAS to WRITE delay	90	T	ns	19		
^t RWD	RAS to WRITE delay	175		ns	19		
^t DOH	Data out hold time	4	+	μS	-		

Notes Continued

- 13. Assumes that $t_{RCD} \leq t_{RCD}$ (max).
- 14. Assumes that $t_{RCD} \geqslant t_{RCD}$ (max).
- 15. Measured with a load circuit equivalent to 2 TTL loads and 100pF
- 16. Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- V_{IHC} (min) or V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IHC} or V_{IH} and V_{IL}.
- These parameters are referenced to CAS leading edge in random write cycles and to WRITE leading edge in delayed write or readmodify-write cycles.
- 19. twcs, tcwp, and trwp are restrictive operating parameters in a read/write or read/modify/write cycle only. If twcs ₹ twcs (min), the cycle is an early write cycle and Data Out will contain the data written into the selected cell. If tcwp ₹ tcwp (min) and trwp ₹ trwp (min), the cycle is a read-write cycle and Data Out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of Data Out (at access time) is indeterminate.


AC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \leq T_{A} \leq 55^{\circ}C) (V_{DD} = 12V \pm 5\%; V_{SS} = 0V; V_{BB} = -5.0V \pm 10\%)$

	PARAMETER	TYP	MAX	UNITS	NOTES
C 11	Input Capacitance (A ₀ -A ₅), D _{IN} , CS	4	5	pF	10
C 12	Input Capacitance RAS, CAS, WRITE	8	10	pF	10
Co _	Output Capacitance (DOUT)	5	7	pF	8,10

MAXIMUM IDD1 vs. CYCLE RATE

Figure 1



SUPPLEMENT - To be used in conjunction with MK4027(P/J/N)-1/2/3 data sheet.



8192 x 1-BIT DYNAMIC RAM

MK4115(P/N)

FEATURES

- Recognized industry standard 16-pin configuration from Mostek
- Column Address A0 ≤ 0.65V for upper half matrix (MK4115-40)
 Column Address A0 ≥3.0V for lower half matrix (MK4115-41)
- □ 250ns access time, 410ns cycle
- Output data controlled by CAS and unlatched at end of cycle to allow two dimensional chip selection

- ☐ Common I/O capability using "early write" operation
- ☐ Read-Modify-Write, RAS-only refresh
- ☐ All inputs TTL compatible, low capacitance, and protected against static charge
- □ 128 refresh cycles (1msec refresh interval)
- Ideal for consumer electronic applications

DESCRIPTION


The MK4115 is a new generation MOS dynamic random access memory circuit organized as 8192 words by 1 bit. As a state-of-the-art MOS memory device, the MK4115 (8K RAM) incorporates advanced circuit techniques designed to provide wide operating margins, both internally and to the system user, while achieving performance levels in speed and power previously seen only in MOSTEK's high performance MK4027 (4K RAM).

The technology used to fabricate the MK4115 is MOSTEK's double-poly, N-channel silicon gate, POLY II metric process. This process, coupled with the use of a single transistor dynamic storage cell, provides the maximum possible circuit density and reliability, while maintaining high performance


capability. The use of dynamic circuitry throughout, including sense amplifiers, assures that power dissipation is minimized without any sacrifice in speed or operating margin. These factors combine to make the MK4115 a truly superior RAM product.

Multiplexed address inputs (a feature pioneered by MOSTEK for its 4K RAMS) permits the MK 4115 to be packaged in a standard 16-pin DIP. This recognized industry standard package configuration, while compatible with widely available automated testing and insertion equipment, provides highest possible system bit densities and simplifies system upgrade from 4K to 8K RAMs for new generation applications. Non-critical clock timing requirements allow use of the multiplexing technique while maintaining high performance.

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



PIN NAMES

ADDRESS INPUTS A0-A6 COLUMN ADDRESS STROBE DATA IN DIN POUT BAS DATA OUT ROW ADDRESS STROBE WRITE READ/WRITE INPUT VBB POWER (~5V) POWER (+5V) Vcc $V_{\overline{D}D}$ POWER (+12V)

GROUND



ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to VBB	0.5V to +20V
Voltage on VDD, VCC supplies relative to VSS	-1.0V to +15.0V
VBB-VSS (VDD-VSS>0V)	0,V
Operating temperature, TA (Ambient)	0°C to +55°C
Storage temperature (Ambient) (Ceramic)	-65° C to + 150° C
Storage temperature, TA (Ambient) (Plastic)	-55°C to +125°C
Short circuit output current	50mA
Power dissipation	1 Watt

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤T_A ≤ 55°C) 1 °

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDD VCC VSS VBB	11.4 4.5 0 -4.5	12.0 5.0 0 -5.0	12.6 5.5 0 —5.5	Volts Volts Volts Volts	1 1,2 1 1
Input High (Logic 1) Voltage, RAS, CAS, WRITE	VIHC	3.0	_	7.0	Volts	1
Input High (Logic 1) Voltage, all inputs except RAS, CAS WRITE	ViH	3.0	_	7.0	Volts	1
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	_	.65	Volts	1

DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \le T_{A} \le 55^{\circ}C)^{1}$ $(V_{DD} = 12.0V \pm 5\%; V_{CC} = 5.0V \pm 10\%; V_{BB} = -5.0V \pm 10\%; V_{SS} = 0V)$

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT Average power supply operating current (RAS, CAS cycling; tRC = 410ns)	I _{DD1} ICC1 IBB1		35 200	mA μA	3 4
STANDBY CURRENT Power supply standby current (RAS = V _{IHC} , D _{OUT} = High Impedance)	I _{DD2} I _{CC2} I _{BB2}	-10	2.0 10 100	mA μA μA	
REFRESH CURRENT Average power supply current, refresh mode (RAS cycling, CAS = VIHC; tRC = 410ns)	IDD3 ICC3 IBB3	-10	27 10 200	mΑ μΑ μΑ	3
INPUT LEAKAGE Input leakage current, any input $(V_{BB} = -5V, 0V \le V_{IN} \le +7.0V, all other$ pins not under test = 0 volts)	II(L)	-10	10	μА	
OUTPUT LEAKAGE Output leakage current (DOUT is disabled, $0V \le V_{OUT} \le +5.5V$)	I _{O(L)}	-10	10	μΑ	
OUTPUT LEVELS Output high (Logic 1) voltage (I _{OUT} = -5mA)	Vон	2.4		Volts	3
Output low (Logic 0) voltage (IOUT = 4.2 mA)	VOL		0.4	Volts	

NOTES:

operations or data retention. However, the $\rm V_{\mbox{OH}}$ (min) specification is not guaranteed in this mode.

All voltages referenced to V_{SS}.

Output voltage will swing from VSS to V_{CC} when activated with no current loading. For purposes of maintaining data in standby mode, V_{CC} may be reduced to V_{SS} without affecting refresh

4115

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Random read or write cycle time	tRC	410		ns	
Read-write cycle time	tRWC	515		ns	
Read Modify Write	tRMW	530		ns	
Access time from RAS	tRAC		250	ns	8,10
Access time from CAS	tCAC		165	ns	9,10
Output buffer turn-off delay	tOFF	0	60	ns	11
Transition time (rise and fall)	t _T	3	50	ns	7
RAS precharge time	tRP	150		ns	
RAS pulse width	tRAS	250	4000	ns	
RAS hold time	tRSH	165	-	ns	
CAS pulse width	tCAS	165	4000	ns	
CAS hold time	tCSH	250		ns	
RAS to CAS delay time	tRCD	35	85	ns	12
CAS to RAS precharge time	tCRP	0		ns	
Row Address set-up time	tASR	0		ns	
Row Address hold time	tRAH	35		ns	
Column Address set-up time	tASC	0		ns	
Column Address hold time	tCAH	75		ns	* 1
Column Address hold time referenced to RAS	tAR	160		ns	
Read command set-up time	tRCS	0		ns	Ch.
Read command hold time	tRCH	0		ns	(A) I Vic. White (A) I
Write command hold time	tWCH	75		ns	0.05(40) 71 (100) 9 (17.7) 9 (17.7) 9 (17.7)
Write command hold time referenced to RAS	twcr	160		ns	
Write command pulse width	. twp	75		ns	
Write command to RAS lead time	tRWL	100		ns	4.
Write command to CAS lead time	tCWL	100		ns	
Data-in set-up time	tDS	0		ns	13
Data-in hold time	tDH	75		ns	13
Data-in hold time referenced to RAS	tDHR	160		ns	
Refresh period	tREF		1	ms	Service of Contract of Contrac
WRITE command set-up time	twcs	0		ns	14
CAS to WRITE delay	tcwp	90		ns	14
RAS to WRITE delay	tRWD	175		ns	14

 IDD1, IDD3 depend on cycle rate. The Maximum specified current values are for t_{RC}=410ns. IDD limit at other cycle rates are determined by the following equations:

 I_{DD1} (max) [MA] = 10+10.25 x cycle rate [MHz] I_{DD3} (max) [MA] = 10+7 x cycle rate [MHz]

- 4. I $_{\rm CC1}$ depends upon output loading. During readout of high level data $_{\rm CC}$ is connected through a low impedance (135 $\, \Omega$ typ) to data out. At all other times ICC consists of leakage currents only.
- Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- AC measurements assume t_T=5ns.

DADAMETED

- V_{IHC} (min) or V_{IH} (min) and V_I (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IHC} or V_{IH} and V_{IL}.
- Assumes that t_{RCD} ≤ t_{RCD} (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- 10. Measured with a load equivalent to 2 TTL loads and 100pF.

- tOFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 12. Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
- These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or readmodify write.
- 14. twcs, tcwD and tawD are restrictive operating parameters in read write and read modify write cycles only. If twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If tcwD ≥ tcwD (min) and tawD ≥ tawD (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell; If neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- 15. Effective capacitance calculated from the equation $C = \frac{1}{\Delta v}$ with $\Delta v = 3$ volts and power supplies at nominal levels.
- 16. $\overline{CAS} = V_{IHC}$ to disable D_{OUT} .



AC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}\text{C} \leqslant \text{T}_{A} \leqslant 55^{\circ}\text{C}) \text{ (V}_{DD} = 12.0\text{V} \pm 5\% \text{ ; V}_{SS} = 0\text{V} \text{; V}_{BB} = -5.0\text{V} \pm 10\%)$

PARAMETER	SYMBOL	TYP	MAX	UNITS	NOTES
Input Capacitance (A ₀ -A ₆), D _{IN}	C _{I1}	4	5	pF	15
Input Capacitance RAS, CAS, WRITE	CI2	8	10	pF	15
Output Capacitance (DOUT)	C ₀	5	7	pF	15, 16

DESCRIPTION (continued)

System oriented features include direct interfacing capability with high performance logic families such as Schottky TTL, maximum input noise immunity to minimize "false triggering" of the inputs (a common cause of soft errors), on-chip address and data registers which eliminate the need for interface registers, and two chip select methods to allow the user to determine the appropriate speed/power characteristics of his memory system. The MK 4115 also incorporates several flexible timing/operating modes. In addition to the usual read, write, and read-modify-write the MK 4115 is capable of delayed write cycles and "RAS-only" refresh. Proper control of the clock inputs (RAS, CAS, and WRITE) allows common I/O capability and two dimensional chip selection.

ADDRESSING

The 13 address bits required to decode 1 of the 8192 cell locations within the MK4115 are multiplexed onto the 7 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks. The first clock, the Row Address Strobe (RAS), latches the 7 row address bits into the chip. The second clock, Column Address Strobe (CAS), subsequently latches the 6 column addresses (A1-A6) into the chip. At Column Address Strobe time, A0 (pin 5) is used to determine the proper functional half (upper or lower) of the 16K matrix. A0 at this time must be at the level specified by the MK4115 dash number.

If an MK4115-40 is utilized A0 must be at a logic 0 (0.65V max). If an MK4115-41 is utilized A0 must be taken to a logic 1 (3.0V min). The other 6 address bits used for column addresses (A1-A6) function normally (see MK4116-2/3 data sheet). Each of these signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal clocks. The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the CAS clock sequence are inhibited until the occurrence of a delayed signal derived from the RAS clock chain. This "gated CAS" feature allows the CAS clock to be externally activated as soon as the Row Address Hold Time specification (tRAH) has been satisfied and the address inputs have been changed from Row address to Column address information.

Note that CAS can be activated at any time after tRAH and it will have no effect on the worst case data access time (tRAC) up to the point in time when the delayed row clock no longer inhibits the remaining sequence of column clocks. Two timing endpoints result from the internal gating of CAS which are called tRCD (min) and tRCD (max). No data storage or reading errors will result if CAS is applied to the MK 4115 at a point in time beyond the tRCD (max) limit. However, access time will then be determined exclusively by the access time from CAS (tCAC) rather than from RAS (tRAC), and access time from RAS will be lengthened by the amount that tRCD exceeds the tRCD (max) limit.



16.384 x1-BIT DYNAMIC RAM

MK4215(P/N)

FEATURES

- Recognized industry standard 16-pin configuration from MOSTEK
- □ 250ns access time, 410ns cycle
- ☐ Low power: 462mW active, 25mW standby (max)
- Output data controlled by CAS and unlatched at end of cycle to allow two dimensional chip selection and extended page boundary
- Common I/O capability using "early write" operation
- ☐ Read-Modify-Write, RAS-only refresh
- ☐ All inputs TTL compatible, low capacitance, and protected against static charge
- ☐ 128 refresh cycles (1 msec refresh interval)

DESCRIPTION


The MK 4215 is a new generation MOS dynamic random access memory circuit organized as 16,384 words by 1 bit. As a state-of-the-art MOS memory device, the MK 4215 (16K RAM) incorporates advanced circuit techniques designed to provide wide operating margins, both internally and to the system user, while achieving performance levels in speed and power previously seen only in MOSTEK's high performance MK 4027 (4K RAM).

The technology used to fabricate the MK 4215 is MOSTEK's double-poly, N-channel silicon gate, POLY II® process. This process, coupled with the use of a single transistor dynamic storage cell, provides the maximum possible circuit density and reliability, while maintaining high performance


capability. The use of dynamic circuitry throughout, including sense amplifiers, assures that power dissipation is minimized without any sacrifice in speed or operating margin. These factors combine to make the MK 4215 a truly superior RAM product.

Multiplexed address inputs (a feature pioneered by MOSTEK for its 4K RAMS) permits the MK 4215 to be packaged in a standard 16-pin DIP. This recognized industry standard package configuration, while compatible with widely available automated testing and insertion equipment, provides highest possible system bit densities and simplifies system upgrade from 4K to 16K RAMs for new generation applications. Non-critical clock timing requirements allow use of the multiplexing technique while maintaining high performance.

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



PIN NAMES

 Ag-A6
 ADDRESS INPUTS

 CAS
 COLUMN ADDRESS STROBE

 DIN
 DATA IN

 DAGA
 DATA OUT

 RAS
 ROW ADDRESS STROBE

 WRITE
 READ/WRITE INPUT

 VBB
 POWER (-5V)

 POWER (+5V)

V_{CC} POWER (+5V) V_{DD} POWER (+12V) V_{SS} GROUND



ABSOLUTE MAXIMUM RATINGS*

$ \begin{array}{llllllllllllllllllllllllllllllllllll$	stress rating only and functional operation of the device at these or any other conditions above those indicated in the opera-
Storage temperature (Ambient) (Ceramic)	implied. Exposure to absolute maximum rating conditions for extended periods may
Short circuit output current	

RECOMMENDED DC OPERATING CONDITIONS $(0^{\circ}C \leq T_{A} \leq 55^{\circ}C)^{1}$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDD VCC VSS VBB	11.4 4.5 0 -4.5	12.0 5.0 0 -5.0	12.6 5.5 0 —5.5	Volts Volts Volts Volts	1 1,2 1 1
Input High (Logic 1) Voltage, RAS, CAS, WRITE	VIHC	3.0	_	7.0	Volts	1
Input High (Logic 1) Voltage, all inputs except RAS, CAS WRITE	VIH	3.0	_	7.0	Volts	1
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	_	.65	Volts	1

DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \leq T_{A} \leq 55^{\circ}C)^{1}$ $(V_{DD} = 12.0V \pm 5\%; V_{CC} = 5.0V \pm 10\%; V_{BB} = -5.0V \pm 10\%; V_{SS} = 0V)$

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT Average power supply operating current (RAS, CAS cycling; t _{RC} = 410ns)	IDD1 ICC1 IBB1		35 200	mA μA	3 4
STANDBY CURRENT Power supply standby current (RAS = VIHC, DOUT = High Impedance)	IDD2 ICC2 IBB2	-10	2.0 10 100	mΑ μΑ μΑ	
REFRESH CURRENT Average power supply current, refresh mode (RAS cycling, CAS = VIHC; tRC = 410ns)	IDD3 ICC3 IBB3	-10	27 10 200	mΑ μΑ μΑ	3
INPUT LEAKAGE Input leakage current, any input $(V_{BB} = -5V, 0V \le V_{IN} \le +7.0V, all other$ pins not under test = 0 volts)	II(F)	-10	10	μΑ	
OUTPUT LEAKAGE Output leakage current (DOUT is disabled, $0V \le V_{OUT} \le +5.5V$)	¹ 0(L)	-10	10	μΑ	
OUTPUT LEVELS Output high (Logic 1) voltage (IOUT = -5mA)	Voн	2.4		Volts	3
Output low (Logic 0) voltage (IOUT = 4.2 mA)	VOL		0.4	Volts	

NOTES:

operations or data retention. However, the $\rm V_{\mbox{\scriptsize OH}}$ (min) specification is not guaranteed in this mode.

All voltages referenced to V_{SS}.

^{2.} Output voltage will swing from VSS to VCC when activated with no current loading. For purposes of maintaining data in standby mode, VCC may be reduced to VSS without affecting refresh

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (5,6,7) (0° C \leq TA \leq 55°C) (VDD = 12.0V \pm 5% ; VCC = 5.0V \pm 10%, VSS = 0V, VBB = -5.0V \pm 10%)

		MK	4215		
PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Random read or write cycle time	tRC	410		ns	
Read-write cycle time	tRWC	515		ns	
Read Modify Write	tRMW	530		ns	
Access time from RAS	tRAC		250	ns	8,10
Access time from CAS	tCAC		165	ns	9,10
Output buffer turn-off delay	tOFF	0	60	ns	11
Transition time (rise and fall)	tŢ	3	50	ns	7
RAS precharge time	tRP	150		ns	
RAS pulse width	tRAS	250	4000	ns	
RAS hold time	tRSH	165		ns	
CAS pulse width	tCAS	165	4000	ns	
CAS hold time	tCSH	250		ns	
RAS to CAS delay time	tRCD	35	85	ns	12
CAS to RAS precharge time	tCRP	0		ns	
Row Address set-up time	tASR	0		ns	
Row Address hold time	tRAH	35		ns	
Column Address set-up time	tASC	0		ns	
Column Address hold time	tCAH	75		ns	
Column Address hold time referenced to RAS	^t AR	160		ns	
Read command set-up time	tRCS	0		ns	
Read command hold time	tRCH	0		ns	
Write command hold time	tWCH	75		ns	
Write command hold time referenced to RAS	twcr	160		ns	
Write command pulse width	tWP	75		ns	
Write command to RAS lead time	tRWL	100		ns	
Write command to CAS lead time	tCWL	100		ns	
Data-in set-up time	tDS	0		ns	13
Data-in hold time	[‡] DH	75		ns	13
Data-in hold time referenced to RAS	^t DHR	160		ns	
Refresh period	tREF		1	ms	
WRITE command set-up time	twcs	0		ns	14
CAS to WRITE delay	tCWD	90		ns	14
RAS to WRITE delay	tRWD	175		ns	14

- IDD1, IDD3, and IDD4 depend on cycle rate. The maximum specified current values are for t_{RC} = 410ns. IDD limit at other cycle rates are determined by the following equations:
 - $\begin{array}{l} I_{DD1} \; (max) \; [MA] = 10 + 10.25 \; x \; cycle \; rate \; [MHz] \\ I_{DD3} \; \; (max) \; [MA] = 10 + 7 \; x \; cycle \; rate \; [MHz] \\ I_{DD4} \; (max) \; [MA] = 10 + 4.7 \; x \; cycle \; rate \; [MHz] \end{array}$
- 4. I_{CC1} and I_{CC4} depend upon output loading. During readout of high level data V_{CC} is connected through a low impedance (135 typ) to data out. At all other times I_{CC} consists of leakage currents only.
- Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- 6. AC measurements assume t_T=5ns.
- V_{IHC} (min) or V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IHC} or V_{IH} and V_{IL}.
- Assumes that t_{RCD} ≤ t_{RCD} (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- 10. Measured with a load equivalent to 2 TTL loads and 100pF.

- t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 13. These parameters are <u>referenced</u> to <u>CAS</u> leading edge in early write cycles and to <u>WRITE</u> leading edge in delayed write or read-modify-write cycles.
- twost sand to white leading edge in delayed write or read-modify-write cycles.

 14. twcs, tcwD and t_{RWD} are restrictive operating parameters in read write and read modify write cycles only. If twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If tcwD ≥ tcwD (min) and t_{RWD} ≥ t_{RWD} (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell; If neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- 15. Effective capacitance calculated from the equation $C = \frac{1}{\Delta} \frac{\Delta}{v}$ with $\Delta v = 3$ volts and power supplies at nominal levels
- 16. $\overline{CAS} = V_{IHC}$ to disable D_{OUT}.

AC ELECTRICAL CHARACTERISTICS

 $(0^{\circ} \text{C} \leq \text{T}_{A} \leq 55^{\circ} \text{C}) \text{ (V}_{DD} = 12.0 \text{V} \pm 5\%; \text{ V}_{SS} = 0 \text{V}; \text{ V}_{BB} = -5.0 \text{V} \pm 10\%)$

PARAMETER	SYMBOL	TYP	MAX	UNITS	NOTES
Input Capacitance (A ₀ -A ₆), D _{IN}	C _{I1}	4	5	pF	15
Input Capacitance RAS, CAS, WRITE	CI2	8	10	pF	15
Output Capacitance (DOUT)	C ₀	5	7	pF	15,16


DESCRIPTION (continued)

System oriented features include direct interfacing capability with high performance logic families such as Schottky TTL, maximum input noise immunity to minimize "false triggering" of the inputs (a common cause of soft errors), on-chip address and data registers which eliminate the need for interface registers, and two chip select methods to allow the user to determine the appropriate speed/power characteristics

of his memory system. The MK 4215 also incorporates several flexible timing/operating modes. In addition to the usual read, write, and read-modifywrite cycles, the MK 4215 is capable of delayed write cycles, and RAS-only refresh. Proper control of the clock inputs (RAS, CAS and WRITE) allows common I/O capability, and two dimensional chip selection.

SUPPLEMENTAL DATA SHEET TO BE USED IN CONJUNCTION WITH MOSTEK MK4116(P/N)-2/3 DATA SHEET.

DYNAMIC RANDOM ACCESS MEMORY





MOSTEK.

DYNAMIC MOS RAMS

By DR. ROBERT PROEBSTING

Technology

ABSTRACT

This paper discusses the evolution of dynamic MOS RAMs. Included is a discussion of address multiplexing and timing considerations of multiplexed address MOS RAMs. Static and dynamic sense amplifiers are compared in terms of power consumption and layout problems and the benefits resulting from the use of dynamic sense amplifiers are discussed. Data sheet specifications of three presently available 16K dynamic MOS RAMs are presented.

INTRODUCTION

Semiconductor random access memories have been developed at a very rapid pace throughout this decade. RAMs with very impressive performance have been produced using bipolar technology, while RAMs with moderate performance but very low cost have been produced using MOS technology. This paper will discuss dynamic MOS random access memories which are rapidly replacing core memories in most memory applications. This recent dominance by dynamic MOS RAMs in the random access memory market comes about as a result of the cost, performance, and reliability associated with the integration of up to 16,384 bits of RAM on a single integrated circuit. This level of integration in turn is made possible by the use of dynamic circuit techniques, and more specifically by the use of dynamic data storage. These techniques have undergone very rapid development, causing the performance characteristics of available memory circuits to vary greatly from design to design as different techniques are incorporated. Dynamic and static sense amplifiers will be discussed, and the performance specifications of a commercially available 16K RAM using dynamic sense amplifiers will be compared to the specifications of two 16K RAMs using static sense amplifiers. The state-of-the-art in commercially available MOS memory is a 16K x 1 dynamic circuit with a chip access time of 150 nanoseconds, and a readmodify-write cycle time of 320 nanoseconds. Cost of dynamic MOS memory is rapidly decreasing and is now about 0.1 cent per bit at the chip level and about 0.15 cent per bit at the system level.

DEVELOPMENT OF DYNAMIC MEMORY

The first MOS RAMs used cross-coupled flip-flops as storage cells, each cell containing six or eight MOS transistors. The combination of a complex cell structure and a new technology gave rise to a high per-bit memory cost that found very few applications. But applications were expanded by major breakthroughs that significantly reduced the cost of MOS RAM. The first breakthrough was the development of the concept of dynamic memory storage - storing a digital "0" or "1" by a low or high voltage stored on a capacitor in a 3-transistor cell. However, this can cause a problem since the charge will eventually leak off any capacitor. If data is to be retained for longer than the self discharge time of a cell storage capacitor, typically two milliseconds, the data must be sensed before it is lost and then restored to its original voltage level. The operation of restoring the cell voltages to good levels is called a refresh operation. This simultaneously occurs in all cells of the externally addressed row of the memory matrix. To refresh the entire memory array, it is necessary to perform a refresh cycle to each of the 16 to 128 rows of the memory array at least once every two milliseconds.

The second major breakthrough in the development of MOS RAMs was the development of the single transistor cell. This cell is poorly named because it really consists of a single transistor plus a single capacitor, and the capacitor occupies the majority of the cell area. But this cell still occupied less than half the area of the earlier 3-transistor cell and permitted integration of 4096 bits per chip compared to only 1024 bits per chip using the earlier 3-transistor cell. The three year delay between the introduction of the 1-transistor cell was due to the difficulty in sensing the small signal from the 1-transistor cell. For the first time, there was no amplifier built into every cell, and signal levels out of the memory matrix became millivolts instead of volts. Sense amplifiers have been developed to sense the small signals from the 1-transistor cell and will be discussed later.

The 1-transistor cell permitted integration of 4K bits per chip. In addition, improvements in the inter-

nal peripheral or support circuits made this new generation of circuits much easier to use than were the earlier 1K circuits. The 1K circuits required multiple, critically-timed, high-capacitance, high-voltage clock signals. In the 4K chips, these were replaced by a single high-voltage, high-capacitance clock (22 pin version) or two TTL-level, low-capacitance clocks (16 pin version). The 1K chips required high voltages for address and data inputs, which were replaced by TTL-level inputs in the 4K chips. The high impedance output of the 1K chips, requiring an external sense amplifier, was replaced by a low impedance output capable of driving one or more TTL loads in the 4K circuits. The relatively slow P-channel technology used for the 1K chips was replaced by faster Nchannel technology for the 4K chips. Integration of 4096 bits per chip reduced the per-bit chip cost, while the simplification of external support circuitry reduced other system costs. These savings made MOS memory cost competitive with magnetic core for the first time in most general applications. Integration of 16.384 bits per chip promises to reduce the per-bit cost even further. Although 16K chips require the same external support circuitry as that required by 4K chips, a given printed circuit board size, power supply, cooling system, set of address buffers, etc., supports four times as many bits when using 16K chips as when using 4K chips. Memory systems using 16K chips should become less expensive than those using 4K chips some time in the first half of 1978.

ADDRESS MULTIPLEXING

While use of the single transistor cell increased the bit density on a chip, it degraded the access time by about 25 percent. This is due to the delay through the sense amplifiers in detecting and amplifying the very small signals from the memory cells. This delay, however, made the multiplexing of addresses a very attractive means for reducing package pin count for increased memory density on a printed circuit board.

An MOS memory chip is physically arranged as a two dimentional array of cells. Certain address inputs are used for row selection and the remaining address inputs are used for column selection. Row selection is required before the sense amplifiers can begin their slow detection process. Column selection is not required until the outputs of the sense amplifiers are valid, since its function is to gate data from the selected sense amplifier to the data output circuitry. Since the column selection information is not used internally until well after the row selection information is required, only the row addresses need to be available to the chip at the start of a cycle. The column address can come later with no penalty of access time. The multiplexed address memory takes advantage of this delayed need for column address. Instead of using 12 address pins to select one of 4096 memory cells, six address pins are used to

first select one of 64 rows, and subsequently the same pins are used to select one of 64 columns. The result is a 4096 bit RAM in a 16 pin package, rather than in the more straightforward 22 pin package.

When compared to the 22 pin 4K RAM, the 16 pin 4K RAM has both advantages and disadvantages. The primary advantage of the 16 pin approach is the substantial increase in board density that it allows. A second advantage is the reduction in the required number of address buffers from 12 to 6. A third advantage is that multiplexing permits a faster mode of operation, called page mode, which shall be discussed later. Finally, two more specific advantages were available to users of the 16 pin design. These were the use of TTL-level timing signals rather than a high voltage clock, and the use of dynamic sense amplifiers rather than static sense amplifiers to reduce power comsumption. These last two differences were not a result of the multiplexing but were nevertheless, advantageous for users of the 16 pin design.

The 16 pin implementation also had disadvantages. The multiplexed part required two timing signals and hence more complex timing. The first signal, RAS, initiates a cycle and strobes in the row address, and the second signal, CAS, strobes in the column address. Any skew in the timing of the second signal with respect to the first added directly to access time. Systems using the 22 pin design, which required only a single clock, had less complex timing and suffered no such degradation of access time. Finally, the 22 pin design, not having the TTL to MOS level clock driver on the chip, dissipated less than 1 mW in the standby mode compared to about 10 mW per chip for the 16 pin part.

In the first year after various designs were introduced, the 22 pin approach gained greater acceptance than the 16 pin approach, not because of the technical advantages or disadvantages of the two approaches. but because there were two major MOS memory suppliers manufacturing the 22 pin part and only one manufacturing the 16 pin part. Many users would not choose a single-sourced product. Other users had a strong enough preference for the multiplexed concept to commit to that design, correctly assuming that the market they created for the 16 pin design would cause additional manufacturers to offer their own 16 pin designs. Meanwhile, the 16 pin design was improved to eliminate the access time penalty due to multiplexing. This was accomplished by performing the critical timing of the second clock with circuitry on the chip rather than with external circuitry-a feature referred to as "gated CAS." With many users committed to a multiplexed design, other manufacturers began supplying this part. And with multiple sourcing available, more and more users designed systems using the 16 pin part. This trend has escalated to the point where virtually all new memory system designs now incorporate the 16 pin device.

The acceptance of address multiplexing generated by 4K RAMs virtually assured its use in the next generation of dynamic MOS RAMs. And indeed all 16K RAMs on the market today use address multiplexing and are pin compatible with each other. Many new memory system designs take advantage of the pinout similarity between the 4K and 16K parts. Printed circuit boards are designed to accommodate either part, with only a single jumper wire required to switch from 4K to 16K chips, caused by the need for a seventh address pin on the 16K part, which replaces the chip select pin of the 4K part. Chip selection is accomplished on the 16K part by decoding RAS or CAS or both.

MULTIPLEX TIMING CONSIDERATIONS

Although address multiplexing provides some very substantial system benefits, it complicated system timing. It requires that both row and column addresses get into the chip in a short time using the same address pins. This establishes a rather tight timing window during which the individual events must occur. The sequence of events required to address the chip is as follows: (1) establish row addresses, (2) bring \overline{RAS} low, (3) maintain row addresses valid for some minimum hold time, (4) establish column addresses, (5) bring \overline{CAS} low, and (6) hold column addresses valid for some minimum time. To achieve specified access time from \overline{RAS} , it is necessary to bring \overline{CAS} low within some specified maximum delay after \overline{RAS} .

Every attempt is made during the design of multiplexed chips to simplify the system timing problem. This is done by first reducing the row address hold time to an absolute minimum, since the system must not begin to establish column addresses until the minimum row address hold time is met. Then, if possible, the design is made to tolerate a negative setup time for the column addresses, which means that column addresses need not be valid until some time after CAS starts low. This also increases the time available for multiplexing. Finally, the critical RAS to CAS timing is done on the chip, which means that if CAS occurs earlier than needed by the chip, it is internally delayed until it is needed ("gated CAS"). For high performance memory systems, the use of a delay line to minimize timing skews is essential. With a delay line, the timing sequence can be net such that CAS occurs early enough after RAS to guarantee the specified access time from RAS.

OPERATION OF MULTIPLEXED DYNAMIC RAMS

In a multiplexed design, the 12 addresses of a 4K memory or the 14 addresses of a 16K memory are strobed into the memory chip in two groups of 6 or 7 respectively. When an address becomes available for a memory operation, the row address must

first be presented to the chip address pins. As soon as the row address inputs are valid, the first of two timing signals to the chip initiates a cycle. This signal strobes or latches the row address into the chip and is appropriately called Row Address Strobe or RAS. With no further commands to the chip, the latched addresses are converted to MOS voltage levels, decoded, and the selected row is enabled. Data is thereby destructively read from each cell in the selected row by dumping its charge onto its respective column sense line. A sense amplifier for each column detects the change in voltage level on the column line resulting from this deposited charge, and amplifies this signal. The amplified signals from the sense amplifiers are then impressed back onto the column sense lines, returning the cells to their original voltages. A cell whose voltage had decayed is restored to its original voltage in the process. At this time the sense amplifiers contain the same data or information contained in the selected row, and the destructively-read cells in the row are restored (refreshed) to their proper voltage.

When an active cycle is initiated by RAS going low, it must not be aborted. It is necessary to keep RAS low for some minimum length of time to allow the sense amplifiers time to restore data back into the destructively-read cells. To summarize, the function of the Row Address Strobe is to initiate a cycle, strobe or latch the row address, enable the selected row of memory cells, sense and restore the data in that row of memory cells, and maintain the sensed data from the entire row of addressed memory cells in their respective sense amplifiers. The sense amplifiers maintain this data as long as RAS remains active. At the end of a cycle, when RAS is taken high, the selected row is immediately turned off, isolating the correct data in the cells. After the row is off, the halfdigit lines are prepared for a new cycle.

The Column Address Strobe (CAS), on the other hand, controls column selection circuitry and the transfer of data from the selected sense amplifier to the output circuitry. After RAS strobes the row address information from the multiplexed address input pins, CAS strobes the column address from the same pins. When CAS goes active (low), the column address is strobed or latched into the circuit. This address is then decoded to select the proper column. Data from the selected sense amplifier is then transferred to the output buffer, completing read access.

During a write operation, the same sequence of events occurs as in a read cycle, with identically the same timing as in a read cycle except that the write enable signal, WRITE, is brought active (low). This causes the data at the data input to be strobed into the chip, buffered, and written into the selected sense amplifier and, thereby, into the selected cell. A -read-modify-write cycle starts out as a read cycle until read access

time. Then when input data becomes available to the memory, WRITE must be activated. As in a write-only cycle, this causes the data to be written into both the selected sense amplifier and into the selected cell. The active cycle must not be terminated until the internal write circuitry has had sufficient time to complete the write operation.

PAGE MODE OPERATION

The Row Address Strobe transfers the data from an entire row of memory cells into their respective sense amplifiers. The Column Address Strobe transfers the single bit of data from the selected sense amplifier into the output buffer. This organization permits data to be transferred into or out of multiple column locations of the same row by having multiple column cycles during a single active row cycle. This mode of operation is called page mode. A page of memory is defined as those memory locations sharing a common row address, but not necessarily confined to a single chip.

After a row has been selected by the Row Address Strobe, the contents of all cells in that row are available in their respective sense amplifiers. Repetitive column address cycles, while maintaining a single active row cycle, permit faster operation than is possible in the normal operating mode. This is because the delay through the sense amplifier only adds to the access time of the first column in the page. Data to be accessed from each subsequent column is already available in its respective sense amplifier. Therefore, page mode access is the access time from CAS, which is typically two-thirds the access time from RAS. Page mode reduces power consumption while typically doubling maximum operating frequency. Read, write, and read-modify-write cycles can be performed in either normal cycles or in page cycles. Page mode operation has a number of applications, with high-speed block transfer of data being the most important.

SENSE AMPLIFIER CONSIDERATIONS

The one-transistor memory cell has been simplified to a rather minimal structure: a capacitor stores digital data as a high or low voltage, and a transistor selectively connects the capacitor to a digit/sense line. (See Fig. 1.) Conduction through the transistor is controlled by its gate which is electrically connected to the other gates in a row. When a row is enabled by the row decoder, all transistors in that row become conductive, transferring charge from their respective capacitors to their respective digit/sense lines, destructively reading data. Each column has its own sense amplifier, whose function is to detect this charge and to amplify the signal caused

by this charge. The amplified signal is a full logic level, either at ground or close to V_{DD} .

The cell transistors remain conductive throughout this period so that the amplified signals from the sense amplifiers feed back into their respective cells, refreshing the voltage levels in the cells.

To maximize the signal into the sense amplifier, a large cell capacitance and a small digit/sense line capacitance are desired. This is because the cell and its digit line form a capacitive divider that attenuates the signal from the cell. But integration of large numbers of bits on one circuit requires a physically small cell size which implies an electrically small cell capacitance. Integration of large numbers of bits also requires that many cells share a common digit/sense line, causing this line to be physically long and to therefore have high stray capacitance. To keep the signal attenuation to an acceptable level, steps are taken to both maximize cell capacitance and to minimize digit line capacitance. Cell capacitance can be increased by using a double layer polysilicon fabrication process, which increases the percentage of cell area used for the capacitor. Digit line capacitance can be reduced by simply cutting the line in half. The sense amplifier is then placed in the center of a digit line, and senses a differential voltage between the two halves of the line. In 16K designs, the cell capacitance is typically 0.04 picofarad and the stray capacitance of one half-digit is typically 1 picofarad. Thus the signal from the memory cell is attenuated by a factor of 25 before being sensed by the sense amplifier.

Between cycles, the two halves of each digit line are equilibrated to precisely the same voltage. When an active cycle is initiated by RAS going low, these lines are momentarily allowed to float. Then a row is enabled, transferring charge from the enabled cell in each column to its half of its digit line. On each digit line. only a single memory cell is selected. This cell may be located on either the top or bottom half of the digit line. If the cell was originally at a high voltage, it causes its half-digit line voltage to be at some "high" value. If the cell was originally at a low voltage, its resulting half-digit line voltage is some "low" value. It should be noted that the attenuation of the digit line causes the "high" and "low" voltages to differ by less than one-half volt. The half-digit line not containing the addressed cell is simultaneously adjusted to a voltage somewhere between the "high" and "low" voltages of the addressed half by a special cell called a "dummy cell." Thus if a cell originally contained a high voltage, the voltage of its half-digit line will be approximately one-quarter volt above the adjusted intermediate voltage of the other halfdigit line. If the cell originally contained a low voltage, the voltage of its half-digit line will be approximately one-quarter volt below the intermediate

voltage of the other half-digit line. It is now up to the sense amplifier to detect this differential signal of one-quarter volt or less.

A detailed analysis of the sense amplifier will not be attempted. It will simply be noted that the sense amplifier consists of a balanced flip-flop. Since the addressed cell, in conjunction with the dummy cell, guarantees an initial voltage imbalance to this flip-flop, the positive feedback of the flip-flop causes it to latch up. The half-digit line having the lower initial voltage goes to ground while the other half-digit line goes to or in the case of a dynamic sense amplifier, remains near VDD.

Two types of sense amplifiers have been used in commercially available products. These are variations of the static amplifier in Fig. 1, and of the dynamic amplifier in Fig. 2. Both are about equal in their ability to detect and amplify small signals. The load resistors, R1 and R2, in the static amplifiers consume a substantial amount of power, typically half or more of the total chip power. Since these resistors are not present in dynamic amplifiers, the total power consumption of memory chips employing dynamic sense amplifiers is much less than that of circuits employing static sense amplifiers. There are, however, formidable design or layout problems associated with the use of dynamic sense amplifiers which will be discussed presently. These problems are severe enough that many chip designers chose to incorporate powerconsuming static sense amplifiers into their designs.

To understand the differing circuit requirements for static and dynamic sense amplifiers, one must look at a write cycle or more accurately, a read-modify-write cycle. Suppose, in Fig. 1, cell 64 had originally stored a low voltage and was read. The sense amplifier, detecting a lower voltage on node B than on node A, will drive node B to ground and node A near VDD. Transistor T3 then turns on, and the data from the cell becomes available to the output buffer at one end of the data bus. Now, assume that it is desired to write opposite data back into the cell. This requires forcing a high voltage onto node B and onto the storage capacitor, C64. To do this, the data input buffer will drive the input/output data bus to ground. Transistor T3 then forces node A to ground, overpowering R1. When node A goes to ground, transistor T2 turns off. This allows R2 to pull node B to VDD as required to write the high level into the storage cell. Without R2, node B would simply remain at ground, and a high voltage could not have been written into the cell. With these resistors, data can be written into a cell in either half of the matrix with a single input/output data bus. A trade-off exists in the resistance value chosen for R1 and R2. Since either R1 or R2 will dissipate power in all of the sense amplifiers, a low value resistor results in a very high

power consumption. But the digit line capacitance of node B is quite large, and a high value resistor means an excessively long write time. There is no good compromise, and circuits using static sense amplifiers consume high power and have long write times.




Figure 1 Memory Cells and Static Sense Apmlifier. Memory chips using static sense amplifiers consume twice the power of chips using dynamic sense amplifiers, due to the conduction through either R1 or R2.

Figure 2 Memory Cells and Dynamic Sense Amplifier. The use of dynamic sense amplifiers requires both true and complement input/output data busses. This, in turn, requires either two full column decoders or placement of a single column decoder with the sense amplifiers in the center of the memory.

On paper, the dynamic sense amplifier solves the problem very well. Referring now to Fig. 2 and having again read a low voltage from cell 64, assume it is again desired to write a high voltage back into the cell. Now, as before, the input buffer drives the true data bus to ground, with transistor T3 causing node A to follow. But, in addition the input buffer also forces the complement data bus to V_{DD} , with transistor T4 causing node B to follow. In forcing node B to V_{DD} , the complement data bus performed the job previously done by the resistor. With row 64 still selected, the high voltage on node B is transferred into the cell, and the write operation is complete. It should be noted that transistors T3 and T4 function only as switches and can have very low resistances to

speed-up write time. No speed-power trade-off is involved. Therefore, memory designs using dynamic sense amplifiers consume far less power and write much faster than do designs using static sense amplifiers.

The layout problem associated with the dynamic sense amplifier is that it requires both a true and a complement data bus. These, in turn, require that the column decode outputs be available in both the top and bottom halves of the memory array. Placing single column decoder above (or below) the memory array is ruled out since it is not practical to run its outputs through the memory array to the other side. One solution to the layout problem is to use two entire column decoders, one above the top half of the array to service the true data bus, and the other below the bottom half of the array to service the complement data bus. This gains all the advantages of using dynamic sense amplifiers, but the duplication of the column decoder consumes a substantial amount of silicon area, thereby raising the cost of the chip.

A second solution is to use a single column decoder located in the center of the memory array along with the sense amplifiers. This approach requires great care in design. If the column decoder is located in the center of the chip, it is topologically necessary for the digit lines to cross the buffered column address signals. Just one address signal, moving from ground to VDD, capacitively couples more signal onto a digit line than that provided by the memory cell. At first thought, this is frightening indeed. But on second thought, there are 127 unselected row lines that cross the digit lines and they do not cause a problem. They are quiet. Indeed if all lines crossing the digit line are kept quiet until the sense amplifier detects and amplifies its signal, there is no problem. With a multiplexed design, it is particularly easy to insure that the buffered column address lines remain quiet during this time, since multiplexing automatically causes the column address to be processed after the row addresses have been processed.

The advantages of dynamic sense amplifiers over static sense amplifiers are rather dramatically illustrated in Table 1. The power differences between the MK4116 and the other parts is due almost entirely to the choice of sense amplifiers. So is the write time. Other performance differences between the various designs are due to alternate circuit techniques used throughout the designs, not necessarily related to the choice of sense amplifier.

OTHER MOS RAMS

The very small area occupied by a single-transistor cell makes dynamic MOS RAM substantially less

Table 1

PART NUMBER	MK4116-2 MOSTEK	2116-2 (INTEL)	TMS 4070-2 (TI)
SENSE AMP	DYNAMIC	STATIC	STATIC
MAX I _{DD} (MA)	35	69	76
V _{DD} TOLERANCE	±10%	±10%	±5%
ACCESS TIME (FROM RAS) (ns	150)	200	250
ACCESS TIME (FROM CAS) (ns	100	125	165
MAX RAS to CAS delay for specified RAS access (ns)	50	75	80
Row Address Hold Time (ns)	20	45	50
Col Address Setup Time (ns)	-10	-10	0
WRITE TIME After READ	60	125	165
MIN READ or WRITE CYCLE (ns)	375	350	400
MIN READ- MODIFY-WRITE CY	375 CLE	400	590
REFRESH Cycles REFRESH Interval	128 2ms	64 2ms	128 2ms
PAGE MODE	Yes	Yes	Yes
Package Pins	16	16	16

DATA SHEET SPECIFICATIONS FOR COMMERCIALLY AVAILABLE 16K MOS RAMs. All numbers pertain to fastest speed selection.

expensive than other forms of MOS RAM. For many applications, however, other forms of MOS RAM deserve consideration. All of the RAMs described below operate from a single +5 volt supply, compared to the +12, +5, and -5 volt supplies required by dynamic RAMs. All use static cells, eliminating the refresh cycles required by dynamic RAMs. These circuits are not multiplexed, simplifying system timing. These considerations make this group particularly attractive in small memory systems.

By using dynamic circuit techniques with a static (flip-flop) cell, low active power and even lower standby power can be achieved. Such 4K RAMs are now available with under 100 mW active power and under 10 mW standby power. Access times are similar to those of dynamic RAMs.

When access time is of paramount importance, static cells are used with static peripheral circuits. This permits access times of 50 nanoseconds or below at

active power levels of about 500 mW, and standby power of about 35 mW. Lower power versions are also available with longer access times.

For applications requiring extremely low power dissipation, complementary MOS RAMs are very attractive. These circuits are the most expensive of the group, but consume nanowatts to microwatts during standby and microwatts to milliwatts when active. They also tolerate extremely wide variations in power supply voltage, often from 3 to 15 volts.

x 32 bit per word system. The slowest circuits permit system access times faster than 500 nanoseconds.


The high storage density resulting from the use of small 16 pin packages, each containing 16K bits, is very important in the design of large memory systems. The combination of TTL compatibility of all inputs and outputs, and relatively straightforward timing requirements make these circuits equally attractive for small memory systems.

In systems requiring extremely fast access times, bipolar technology provides the best answer. In systems tolerant of relatively slow serial access rather than requiring fast random access, other technologies, including disc, CCD, or bubble memories are potentially less expensive than dynamic MOS. But for those applications requiring random access memory of low to moderate performance, the combination speed, power, density, reliability and cost of dynamic MOS memory just can't be matched by any other technology today.

CONCLUSION

Some of the dynamic MOS RAMs on the market today consume considerably less power than others. Some are considerably faster than others. But compared to other technologies, all of these parts represent very attractive building blocks for random access memory systems. The highest power 16K circuits only consume about 35 watts in a 256K work

CHIP PHOTOGRAPH OF MK4116
Figure 3



The column decoders are located with the sense amplifiers between the top and bottom halves of the memory array. The chip size of this 16K RAM is 122 mils x 227 mils.

MOSTEK

AN IN-DEPTH LOOK AT MOSTEK'S HIGH PERFORMANCE MK4027


By DERRELL COKER

Application Note

The MK 4027, like its predecessor the MK 4096, is a 4096 word by 1 bit N-Channel MOS Random Access Memory circuit that is packaged in a standard 16-pin DiP. This small package size is the result of a unique multiplexing and latching technique for the address inputs which MOSTEK pioneered for its 4K RAM family. This innovative approach to dynamic RAM design has proven to be one of the most important semiconductor memory milestones in the past few years. With more than a dozen manufacturers having announced their intentions to produce equivalent circuits with identical pin configurations, the MOSTEK 16-pin 4K RAM family has become an industry standard.

The purpose of this application note is to acquaint the user with the MK 4027, and to provide a more complete and in-depth understanding of the circuit (and its use) than can be obtained from the data sheet alone. MOSTEK realizes that most experienced memory system designers go through a process of evaluating many potential memory devices and making a judgement as to which device is best for a particular application. MOSTEK also realizes that this evaluation process can be a very tedious and time consuming endeavor, especially if several potential candidates are to be evaluated. Therefore, the information presented in this application note is divided into major sections and presented in the order that MOSTEK has found to be most desirable in the typical evaluation process used by most designers.


Figure 1



BACKGROUND

The pin configuration for the 16-pin 4K RAM was originated by MOSTEK Corporation when the MK 4096 was announced in 1973. Basically, the 16 pin device is made possible by eliminating six of the twelve address inputs required to select one out of 4096 bit locations in the RAM. Addressing is accomplished by the external generation of negative going Row and Column Address Strobe signals (RAS and CAS) which latch incoming multiplexed addresses into the chip. This same addressing technique is carried over from the MK 4096 to the higher performance MK 4027.

PIN CONNECTIONS Figure 2



In addition to improved performance characteristics, the MK 4027 also incorporates several different and flexible operating modes and system-oriented features. These features include direct interfacing capability with TTL, low capacitance inputs and output, on-chip address and data registers, two methods of chip selection, simplified (RAS-only) refresh oper-

ation, and flexible column address timing to compensate for system timing skews. Also, the MK4027 offers a unique cycling operation called page-mode. Page-mode timing is very useful in systems requiring Direct Memory Access (DMA) operation.

Before delving into the more detailed aspects of the MK 4027, it is helpful to obtain a basic understanding of the internal circuit operation. Once a designer understands the fundamental operation of the MK 4027, it is much easier to see how and why the device operates with such improved performance over existing 4K dynamic RAM designs.

Much of the internal structure of the MK 4027 is made possible by state-of-the-art processing. The MK 4027 is fabricated with MOSTEK's ion-implanted N-Channel silicon gate (Poly I) process, whose basic steps are illustrated in figure 3. This process allows independent adjustment of gate and field oxide thresholds by ion-implantation (a technique introduced by MOSTEK in 1971), which maximizes performance, density, and reliability.


INTERNAL CIRCUIT OPERATION

The internal circuit operation of the MK 4027 is unlike any other 4K RAM in the industry. The MK 4027 utilizes a revolutionary new architecture for semiconductor memories. The circuit layout and design techniques incorporated within the MK 4027 are the main reasons for the increased performance capabilities and the additional system-oriented features. As an aid in understanding the operation of the MK 4027 refer to the block diagram in figure 4.

A major difference between the MK 4027 and most conventional RAMs is that the MK 4027 has

4027 PROCESS STEPS

Figure 3



only one internal decoder and only one set of input buffers for both the Row and Column addresses. This feature greatly reduces the active silicon area and input capacitance. Note also that the internal single transistor storage cell matrix is divided into two sections with the sense amplifiers and input/output circuitry located between the two. This type of sense amp configuration causes data stored in half of the memory to be inverted from the data stored in the opposite half. However, this inversion is completely invisible at the device terminals. The sense amplifiers incorporated within the MK 4027 are dynamic, balanced, differential sense amps which dissipate no D C or steady-state power. Furthermore, virtually all of the circuitry used in the MK 4027 is dynamic and consequently, most of the power dissipated by the MK 4027 is a function of operating frequency rather than active duty cycle.

MEMORY CYCLES


The MK 4027 will begin a memory cycle as soon as the Row Address Strobe (RAS) input is activated. This is done by changing the voltage potential at the RAS input from a high level to a low level. The first internal action that takes place is the conversion of the TTL-compatible RAS signal to the MOS (12 volt) level that is required within the chip. The internal amplifier that performs this conversion is, of necessity, powered up at all times. Therefore, the RAS input buffer always dissipates some D C power. The steady-state power dissipated by the RAS input buffer is the main component of the overall standby power.

After the Row strobe reaches the proper level internally, a series of internal clock edges are generated to perform special control functions. The first of these clocks serves as a signal to "trap" the first set of six addresses into the address input buffers. These input buffers then generate the address into both true and complement form in high level, as required by the decoder. The addresses are then decoded for selection of the proper row in the memory cell matrix. Also, as the selected row is enabled, a set of dummy cells are enabled on the opposite side of the sense amplifier from the selected Row. These dummy cells serve to establish the proper trip point or reference voltage as required by the sense amps to differentiate between a one level and a zero level when the selected cell is read. As the selected Row and dummy cells are enabled, the address input buffers are already being reset and precharged so that the column addresses can be multiplexed into the chip.

The last action initiated by the row clocks causes the data in all 64 cell locations in the selected Row to be latched into the sense amplifiers which , in turn, restore proper data back into the cells. (This action is known as refreshing.) The selected Row output from the decoder remains enabled as long as the Row Address Strobe (RAS) is at a logic 0 level.

The second chain of events within the MK 4027 memory cycle, assuming that RAS is active, occurs when the Column Address Strobe (CAS) is activated. As soon as the CAS is brought to logic 0 level, the output buffer is turned off and the output assumes the high impedance (open-circuit) state. If, at this time, the input circuitry is ready to process the column data, the low level CAS signal is converted to

MK 4027 FUNCTIONAL BLOCK DIAGRAM Figure 4



high level (12V) CAS. However, if the circuit is not yet ready to process column data, generation of the high level CAS signal is delayed. The internal mechanism for determining whether the MK 4027 is ready to process the column information is controlled by a signal from the row clock generator. This signal inhibits all column clocks until the sequence of row clocks has progressed to the appropriate time in the memory cycle. The internal "gating" of the RAS and CAS clocks has a very significant impact on external operation of the part. This is discussed in detail in a later section of this application note.


After CAS reaches the proper internal level, a series of clock edges are generated which operate in a similiar manner to the RAS clocks. In the case of CAS, however, the second rather than the first clock serves to "trap" the second set of six addresses into the address input buffers. These buffers again generate true and complement high level addresses as required by the decoder. Also, at this time the WRITE circuitry is enabled and the input/output data buses, which are routed through the center of the cell matrix, and the output buffer are all precharged to proper levels.

If the WRITE input is activated, a parallel series of clocks are enabled in addition to those enabled by the CAS circuitry alone. While the column addresses

are trapped into the address input buffers and converted into true and complement high-level addresses, the WRITE input is converted to a high-level clock and data is latched into the data input buffer where it is also converted to true and complement, high-level information. It should be pointed out that the CAS circuitry also enables the Chip Select (CS) input. The Chip Select input buffer is essentially the same type of circuit as an address input buffer, but, if the Chip Select input is not activated, the remaining series of CAS clocks are inhibited.

If, at this point in time, the chip has received a Row Address Strobe and a Column Address Strobe (with the Chip Select active), the chip will initiate either the Read or Write operation as indicated by the state of the WRITE input. The decoder selects the proper column by enabling the coupling transistors which connect the selected columns to the data input/data output differential bus pairs. During a read cycle, data is transferred from the selected sense lines to the I/O bus pairs. A write cycle will cause data to be transferred from the selected data I/O bus to the sense lines so that proper data is forced into the selected storage cell. After the correct data is present on the I/O bus, the data output buffer is latched and the correct information is presented at the output of the chip. Once the output buffer is latched, the output is decoupled from the internal I/O bus.

FUNCTIONAL FLOW CHART Figure 5



After the chip has performed all the functions required for a read, write or refresh operation, it remains in a quiescent state until the input control clocks (RAS and CAS) are taken to the inactive (high) state. If RAS remains active and CAS is taken to the precharge (high) condition, the previously selected column will be turned off and the multiplexed portion of the address decoder will be reset and precharged, ready for a new CAS cycle. However, the previously selected row will remain enabled and the sense amps will retain the information read from that row. (This feature of the MK 4027 makes possible "pagemode" operation.) When RAS is terminated, the selected Row is turned off, the sense lines and the data I/0 buses are precharged and the dummy cells are reset. Also, the input buffers and decoders are reset and precharged, ready for a new RAS cycle. Deactivating RAS also forces CAS into the precharge condition internally, even though CAS may remain active at the input.

The internal workings of the MK 4027 can be best summarized by referring to the Functional Flow Chart in figure 5. From this brief outline of the internal operation of the device it is easy to see how the MK 4027 is capable of so many different and flexible timing modes. Besides the usual read, write, and read-modify-write cycles, the MK 4027 is also capable of "page-mode" cycles (very useful in Direct Memory Access operation) and "delayed-write" cycles (very useful in shift register applications.) While keeping in mind the internal structure of the MK 4027 it is now appropriate to delve into a more detailed discussion of the external characteristics and system implications of the MK 4027 memory device.

EXTERNAL DEVICE CHARACTERISTICS

ADDRESSING

As stated earlier, the 12 address bits required to decode one of the 4096 cell locations within the MK 4027 are multiplexed onto the 6 address inputs and latched into the on-chip address latches by externally applying two negative-going, TTL-level clocks. The first clock, the Row Address Strobe (RAS), latches the 6 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subse-The second quently latches the 6 column address bits plus Chip Select (CS) into the chip. Each of these clock signals, RAS and CAS, triggers off a sequence of events which are controlled by different delayed internal clocks. The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the CAS clock sequence are inhibited until the occurence of a delayed signal derived from the RAS clock chain. This "gated CAS" features allows the CAS clock to be externally activated as soon as the Row Address Hold Time specification (tRAH) has been satisfied and the 6 address inputs have been changed from Row address to Column address information. This results in a system limit of tRCD = tRAH + tT + tASC (tT = one transition time).

Note that CAS can be activated at any time after tRAH and it will have no affect on the worst case data access time (tRAC) up to the point in time when the delayed row clock no longer inhibits the remaining sequence of column clocks. Two timing end points result from the internal gating of CAS which are called tRCD (min) and tRCD (max). No

data storage or reading errors will result if CAS is applied to MK 4027 at a point in time beyond the tRCD (max) limit. However, access time will then be determined exclusively by the access time for CAS (tCAC) rather than from RAS (tRAC), and access time from RAS will be lengthened by the amount that tRCD exceeds the tRCD (max) limit.

The significance of this "gated CAS" feature is that it allows a multiplexed circuit, such as the MK 4027, to be comparable in performance (access time) with non-multiplexed devices such as the 18-and 22-pin 4K RAMs. In essence, it allows the designer to compensate for system timing skews that may be encountered in the multiplexing operation when addressing the device. In the MK 4027, the "window" available for multiplexing from row address to column address information while still achieving minimum access time (tRAC) is a full 25% of access time.

MEMORY CYCLES

Once the MK 4027 is properly addressed, the device is capable of performing various types of memory cycles. Selection of the various cycles, whether read, write or some combination thereof, is controlled by a combination of CAS and WRITE, while RAS is active. Also, since Chip Select (CS) does not have to be valid until CAS, which is well into the memory cycle, it is possible to start a cycle before it is known which is the selected device.

Data is retrieved from the memory in a read-only cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cycle in which CAS is active. Data read from the selected cell will be available at the output within the specified access time.

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and CAS while RAS is active. The later of these signals (WRITE or CAS) to make its negative transition is the strobe for the Data-In register. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is brought low prior to CAS, the Data In is strobed in by <u>CAS</u>, and the set-up and hold times are referenced to CAS. If the data input is not available at CAS time or if it is desired that the cycle be a read-write cycle, the WRITE signal will be delayed until after CAS goes low. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than to CAS. Note that delaying WRITE until after the negative edge of CAS is termed a "read-write cycle" rather than read-modify-write. In a read-write cycle, it is not necessary to wait until data is valid at the output before the write operation is started. This feature is very useful when the MK 4027 is used in sequential memory applications or in systems that employ "interleaving techniques." However, if a true read-modify-write cycle is required (where the write opera-tion occurs after read access), then WRITE can occur while RAS and CAS are still active and after tCAC.

To take full advantage of this CAS/WRITE signal relationship it is necessary for one to understand how the Data Out Latch is controlled. The most important fact to remember is that any change in the condition of the Data Out Latch is initiated by the CAS negative edge. The output buffer is not affected by memory cycles in which only the RAS signal is applied to the MK 4027. Whenever CAS makes a negative transition, the output will go unconditionally open-

circuited, independent of the state of any other input to the chip. If the cycle in progress is a read, readmodify-write, or a delayed write cycle and the chip is selected, then the output latch and buffer will again go active, and at access time will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. If the cycle in progress is a write cycle (WRITE active low before CAS goes low) and the chip is selected, then at access time the output latch and buffer will contain the input data. Once having gone active, the output will remain valid until the MK 4027 receives the next CAS negative edge. Intervening refresh cycles in which RAS is received, but no CAS, will not cause valid data to be affected. Conversely, the output will assume the open-circuited state during any cycle in which the MK 4027 receives a CAS but no RAS signal (regardless of the state of any other inputs). The output will also assume the open-circuit state in normal cycles if the chip is unselected. Note that if the chip is unselected (CS high at CAS time) WRITE commands are not executed and, consequently, data stored in the memory is unaffected.

The three-state data output buffer presents the data output pin with a low impedance to VCC for a logic 1 and a low impedance to VSS (Ground) for a logic 0. The effective resistance to VCC (logic "1" state) is 420Ω maximum and $<100\,\Omega$ typically. The resistance to VSS (logic "0" state) is 125Ω maximum and $<50\,\Omega$ typically. The separate VCC pin allows the output buffer to be powered from the positive supply voltage of the logic to which the chip is interfaced. During battery standby operation, the VCC pin may have power removed without affecting the MK 4027 refresh operation. This allows all system logic except the RAS timing circuitry and the refresh address logic to be turned off during battery standby to conserve power.

Specified on the MK 4027 data sheet are two electrical characteristics of the device which guarantee the appropriate state of the data output during a write cycle. These two specifications, RAS to WRITE delay (tRWD) and CAS to WRITE delay (tCWD) are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. The values listed in the "minimum" and "maximum"

THESE PARAMETERS APPLY TO ALL MK 4027 MEMORY CYCLES:

SYMBOL	DEFINITION			
tRFSH	Maximum time that the device will retain stored data without being refreshed.			
tRP	RAS precharge, or RAS inactive time of a cycle.			
^t RCD	\overline{RAS} to \overline{CAS} lead time. Operation within the tRCD (max) limit insures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, then access time is controlled exclusively by tCAC.			
tASR	Row address set-up time.			
tRAH	Row address hold time.			
tASC	Column address set-up time.			
^t CAH	Column address hold time.			
^t CSH	Column address strobe hold time			
tAR .	Column address hold time referenced to RAS.			
tCSC	Chip select set-up time.			
tCH	Chip select hold time.			
tCHR -	Chip select hold time referenced to RAS.			
tCRP	CAS inactive to RAS active precharge time.			
tOFF	Output buffer turn-off delay.			
tRAS	RAS pulse width or active time.			
tCAS	CAS pulse width or active time.			
tRAC	Access time from RAS falling edge.			
tCAC	Access time from CAS falling edge.			
tΤ	Transition time (rise and fall). Transition times are measured between VIHC or VIH and VIL . VIHC (min) or VIH (min) and VIL (max) are reference levels for measuring timing of input signals.			


columns should be inserted as terms in the following equations:

- If tCWD + tT ≤ tCWD (min), the data out latch will contain the data written into the selected cell.
- If tcwp ≥ tcwp (max) + tT and trwp ≥ trwp (max) + tT, the data out latch will contain the data read from the selected cell.
- If tCWD does not meet the above constraints then the data out latch will contain indeterminate data at access time.

The following diagrams are representations of the MK 4027 timing waveforms for read, write and delayed-write or read-modify-write cycles. A list of the timing parameters associated with each cycle is also included.


READ CYCLE

Figure 6



READ CYCLE ONLY


tRC	Random read or write cycle time. tRC (min) $\geq tT + tRAS + tT + tRP$
tRCS	Read command set-up time.
tRCH	Read command hold time.
tACC*	Device access time, t_{ACC} , is the longer of two calculated intervals: 1. $t_{ACC} = t_{RAC}$, or
	tacc = tacc + tt + tcac This parameter is not shown in the timing waveforms.



WRITE CYCLE ONLY

^t RC	Random read or write cycle time. t_{RC} (min) $\geq t_{T} + t_{RAS} + t_{T} + t_{RP}$.
tWCH	Write command hold time referenced to \overline{CAS} .
twcr	Write command hold time referenced to \overline{RAS} .
tWP	Write command pulse width.
^t RWL	Write command to RAS lead time.
tCWL	Write command to CAS lead time.
tDS	Data In set-up time (referenced to \overline{CAS}).
tDH	Data In hold time (referenced to $\overline{\text{CAS}}$)
tDHR	Data In hold time (referenced to RAS)


READ - WRITE / READ - MODIFY - WRITE CYCLE Figure 8




READ/WRITE CYCLE

tRWC	Read-write or "delayed write" cycle time. tRWC (min) \geq tT + tRCD + tT + TCWD + tRWL + tT + tRP. This is the minimum time to insure that both a read and write operation will occur at the same address in a single memory cycle.
tRCS	Read command set-up time.
twp	Write command pulse width.
tRWD	RAS to WRITE delay.
tCWD	CAS to WRITE delay.
^t RWL	Write command to RAS lead time.
tCWL	Write command to CAS lead time.
tDS	Data In set-up time (referenced to WRITE).
tDH	Data In hold time (referenced to WRITE).

PAGE MODE READ CYCLE Figure 9



PAGE MODE WRITE CYCLE



PAGE MODE

Keeping in mind the above mentioned cycle operations, it is now appropriate to introduce another category of memory cycles. The "page-mode" operation allows for successive memory operations at multiple column locations at the same row address with increased speed and with decreased power. This is done by strobing the row address into the chip and keeping the RAS signal active (at a logic 0) throughout all successive memory cycles in which the row address is common. This "page-mode" operation will not dissipate the power associated with the negative going edge of RAS. Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times. Every type of cycle-read, write, read-modify-write and delayedwrite cycles-can all be performed in the page mode. Also, the chip select (CS) is operative in page mode just as in normal cycles. It is not necessary that the chip be selected during the first cycle for subsequent cycles to be selected properly in a page operation. Likewise, the CS input can be used to select or disable any cycle (s) in a series of "page" cycles. This feature allows the page boundary to be extended beyond the 64 column locations in a single chip. The page boundary can be extended by applying RAS to multiple 4K memory blocks and decoding CS to select the proper block.

The addition of page mode to the MK 4027's repertoire of features adds only two additional constraints to the timing parameters mentioned earlier. The first constraint is that the length of time that a single chip can remain in the page mode is limited to the maximum RAS pulse width (tracs) as specified on the data sheet. Second, the CAS precharge time (tcp), or the time from the positive edge of CAS in one page cycle to the negative edge of CAS in subsequent page cycles must be obeyed.

The following timing waveforms illustrate the page mode operation. Note that the page-mode write cycle depicts the Data In set-up and hold times referenced to WRITE rather than CAS. Once again, this is to illustrate the flexibility of the write cycle operation. Page-mode operation is particularly useful in transferring large blocks of data into or out of memory.

REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 64 row addresses within each 2 millisecond time interval. Any cycle in which a RAS signal occurs, accomplishes a refresh operation. A read cycle will refresh the selected row, regardless of the state of the Chip Select (CS) input. A write or read-modify-write cycle also refreshes the selected row, but the chip should be unselected to prevent writing data into the selected cell. If during a refresh cycle, the MK 4027 receives a RAS signal but no CAS signal, the state of the output will not be affected. Therefore, data from the previous cycle will remain valid throughout the refresh cycle. However, if "RAS-only" refresh cycles (where RAS is the only signal applied to the chip) are continued for extended periods, the output buffer may eventually lose proper data and go open-circuit. The output buffer will regain activity with the first cycle in which CAS is applied to the chip.

The following diagram illustrates the "RAS-only" refresh cycle:

POWER DISSIPATION

The worst case power dissipation of the MK 4027, continuously operating at the fastest cycle rate, is the sum of [VDD (max) X IDD (max) plus VBB (max) X IBB (max)], where maximum currents are the maximum currents averaged over one memory cycle. The worst case power for the MK 4027 with a cycle rate of 375 nanoseconds is less than 470mW, while the typical power is 170 mW at a 1 μ s cycle time.

Typical power supply current waveforms for various types of memory cycles are shown in figure 12. From this picture it is easy to see that most of the power drawn by the MK 4027 is the result of an address strobe charging the capacitances of various internal circuit nodes.


Note also that there is very small DC component in the current waveforms, independent of how long the address strobes remain active. This is because most of the circuitry in the MK 4027 is dynamic, with the exception of the RAS input buffer.

The first portion of the current waveforms illustrates a normal RAS/CAS memory cycle. As expected, the IDD waveform has three major current peaks above ground level. These occur when RAS goes active, then when CAS internally goes active, and finally when both RAS and CAS go back into precharge. On the other hand, both positive and negative current transients are associated with IBB. This results in peak currents that can be two to four orders of magnitude higher than the average D C value.

The second cycle is representative of a page-mode cycle in which CAS is completely enveloped by RAS.

"RAS ONLY" REFRESH CYCLE

Figure 11



Note that delaying CAS until well after RAS goes negative demonstrates the relative contributions of RAS and CAS to total power. This type of cycle operation has the effect of reducing the peak current associated with RAS and CAS going into precharge simultaneously. Instead, two smaller current spikes are generated, each coinciding with the separate termination of CAS and RAS. From the current waveform it is clear that approximately 60% of all active power is due to CAS. Thus, even with increased frequency, the maximum power dissipated in a page-mode operation is less than that in a normal cycle.

The third cycle is a "RAS-only" cycle which can be used for the refresh operation. Note that the MK 4027 will dissipate considerably less power when the refresh operation is accomplished with a "RAS-only" cycle as opposed to a normal RAS/CAS cycle.

TESTING THE MK 4027 MEMORY DEVICE

Production testing of each MK 4027 memory device begins early in the process of every MK 4027 wafer. Once a wafer is processed, each individual die on that wafer is subjected to probe testing. This is where each die is probed and tested for functionality, leakage and continuity. All die that pass this test are then packaged and subjected to further Quality Assurance Processing.

The next barrage of tests include the following:

100% Pre-burn testing at high temperature (for function, leakage, and continuity)

100% Temperature Cycling-screened to 10 cycles, -65°C to +150°C

100% Centrifuge - screened to insure positive die and bond attachment


100% Dynamic Burn-In - each device is operated at conditions well beyond data sheet limits for many hours to insure that only quality devices reach the end user.

All MK 4027 devices that pass the previous tests are then final tested for customer use. At final test, all devices are tested at high temperature, to all data sheet AC and DC specifications with wide guardbands. This type of Quality Assurance Processing and Testing insures that not only does every MK 4027 perform well within the established data sheet limits, but also exhibits the quality and reliability standards necessary for today's (and tomorrow's) data processing applications.

Thorough testing of every MK 4027 is performed on what MOSTEK calls "MASTER TESTERS." These machines incorporate a very versatile pattern generator made by Computest and a very sophisticated parametric measurement unit (PMU) and clock section that was conceived and constructed by MOSTEK Test Equipment design engineers. This combination of purchased and custom designed hardware is controlled by a PDP-11 minicomputer. These MASTER

TESTERS are used not only in production testing but also in the engineering characterization of the MK 4027. This permits excellent correlation between characterization and production testing on the device. The test equipment is also used as an analysis tool in

RAS / CAS CYCLE - LONG RAS / CAS CYCLE - RAS ONLY CYCLE Figure 12







MOSTEK's 4K testing area.


the "continuing engineering" phase of MK 4027 production.

Establishing one's own incoming inspection and testing procedures for a device as complicated as a 4K dynamic RAM is one of the most important and critical procedures in any production program. Usually the effectiveness of the screening procedure may not be known until several assembled systems have been field tested for several months. Therefore, it is important that proper screening procedures are employed early in any production program.

Many times, in establishing electrical end-point tests, it is necessary to know the proper external addressing sequence to insure sequential addressing within a memory device. The internal address bit map of the MK 4027 is arranged in a somewhat unusual fashion to keep the chip size to a minimum. Therefore, sequentially addressing the MK 4027 cannot be done with a straight binary count without the

circuitry shown below. Note that this is for testing purposes only and is certainly not required or recommended for system use.

MK 4027 ADDRESS INTERPOLATION Figure 13



Also, since the sense amplifiers within the MK4027 are located in the center of the memory matrix, data stored in half of the memory will be inverted from the data presented at the input pin. Once again, this inversion is completely transparent to the user (i.e., data stored in the memory as a "1" or "0" at the input will, when subsequently accessed, appear as a "1" or "0" respectively at the output). However, if one wishes to determine the polarity of data stored in the memory, refer to the following chart.

ROW ADDRESS A ₅	DATA STORED
0	inverted data
1	true data

MOSTEK

16K-THE NEW GENERATION DYNAMIC RAM

By DERRELL COKER

Technical Brief


Extensive design effort has been expended in the development of 16K RAMs to insure that many of the problems and peculiarities of the previous generation RAMs (1K's and 4K's) have been eliminated. This paper will show how such undesirable device characteristics as excessive power dissipation, inadequate noise margins (at the input and output terminals), restrictive timing, and unexplained "soft errors", have all been designed out of the new generation 16K dynamic RAMs.

Looking back at some of the popular MOS RAMs of the early 1970's, one cannot help but remember the many different device configurations, each with its own peculiar operating modes and timing restrictions. Memory devices have emerged which require multiphase, high level clocks and others with multiplexed address inputs and/or multiplexed I/O. With a strong move towards standardization, the semiconductor memory industry is in a much more fortunate situation with 16K RAMs than with any previous memory product. Never before could the user experience such numerous benefits from a single memory device.

16K Technology Overview

Before delving into the user benefits and features of 16K RAMs, it is first necessary to take a look at two of the most important, yet most often ignored aspects of a device chip architecture and process. These two elements combine to serve as a reference point for comparing any LSI device to a similar one, and for establishing a device as a "state-of-the-art" product.

MK 4116 FUNCTIONAL DIAGRAM Figure 1.




The block diagram (functional layout) of the MOSTEK MK 4116 appears in Figure 1. The chip is organized internally as two 8K sub-arrays which form a single 128x128 balanced array. The column decoder and sense-refresh amplifiers are in the middle of the matrix and "dummy cells" are located at each side. The "dummy cells" establish a voltage reference for the balanced sense amplifiers. One of the array halves inverts data and will store an input "one" as a low level in the storage cell (a second inversion is performed by the output circuitry so that this internal inversion is not seen at the device terminals). The control circuitry surrounding the array is controlled by networks of clock generators which are activated by the externally applied Row and Column Address Strobe (RAS and CAS) signals. Access time is determined exclusively by clock delays internal to the circuit and is influenced only by influencing these internal delays. This design feature can greatly inpact testing since there is no reason to search for a test sequence or data pattern which is worst-case for access time. As a final comment, note that the address input buffers are multiplexed between row and column ddresses while the row and column decoders are independent circuits. This greatly reduces the input capacitance at these terminals over previous multiplexed RAMs where each address pin was connected to two input buffer circuits.

As with most 16K RAM devices, the MOSTEK MK 4116 is fabricated with a two level N-channel polysilicon gate process and a single transistor dynamic storage cell. The two level polysilicon process greatly enhances circuit density without a substantial increase in process complexity over the standard single level N-channel polysilicon process. Both processes, however, allow independent adjustment of gate and field oxide thresholds by ionimplantation which maximizes performance, density, and reliability.

The layout of the storage cell in the MK 4116 is shown in Figure 2. This is a conventional one-transistor dynamic storage cell implemented with MOSTEK's double-level polysilicon (Poly II) process. The row (word) select lines are metal, eliminating concern over propagation delays down the long (80 mil) word lines. Data transfer to and from the cell is through the diffused column (digit) lines. The top plate of the storage capacitor is Vnn (first level of polysilicon) which allows charge to be stored in the depleted region beneath this level. Metal word lines contact the second poly level which forms the gate of the transfer device isolating the storage cell from the digit line. The cell is relatively insensitive to variations in the doping level of both first and second poly. In fact, performance of the cell is primarily influenced by junction depth, oxide thickness, and mask geometry, all parameters which tend to remain constant.


MK 4116 CELL LAYOUT


Figure 2.



A cross section of a single storage cell is shown in Figure 3. Using the standard silicon gate process this cell would be made of two elements – the pass transistor and a storage capacitor. However, because of the use of two levels of poly-silicon, no layout space is required to separate these components and, therefore, should be regarded as one component only. Actual dimensions of the double-poly cell are approximately 14.5 $\mu m \times 30~\mu m$. It is estimated that by the end of 1977, further refinements of the basic five mask Poly II* process technology will produce 16K RAM devices with an overall chip area less than 18,000 mil².

MK 4116 CELL AND CROSS-SECTION Figure 3.






* Actually, the Poly II process uses a total of seven mask steps. However, only five mask steps are required to define the product; the other two are very non-critical mask operations which enhance device reliability and improve yield.

Timing Considerations


Although the multiplexed address 16K RAM requires two strobe signals (RAS and CAS) for control purposes, the timing of these clocks is very flexible when compared to the original multiplexed RAM introduced in 1973. The original design made no allowances for the additional time required to perform the address multiplexing. Also, since the internal RAS and CAS clock generators functioned totally independent of one another, several unnecessary restrictions were put on the "precharge" and "refresh" operations. Several 16K RAM designs (including MOSTEK's MK 4116) have overcome these timing inconveniences by enhancing the operation of the internal clock generators and implementing a feature called "gated CAS".

The inclusion of the "gated CAS" feature allows for more flexible timing on the RAS to CAS delay time specification so that the system designer can compensate for timing skews and "uncertainties" that may be encountered in the multiplexing operation (refer to Figure 4).



Each of the control signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal clocks. The two clock chains, as illustrated in Figure 5, are linked together logically such that the address multiplexing operation is done outside of the critical path timing sequence for read data access.


GATED INTERNAL CLOCK CIRCUITRY Figure 5.




The later events in the $\overline{\text{CAS}}$ clock sequence are inhibited until the occurance of a delayed signal derived from the $\overline{\text{RAS}}$ clock chain. This "gated $\overline{\text{CAS}}$ " feature allows the $\overline{\text{CAS}}$ clock to be externally activated as soon as the Row Address Hold Time (tRAH) specification has been satisfied and the address inputs have been changed from Row Address to Column Address information.

Note that $\overline{\text{CAS}}$ can be activated at any time after tRAH and it will have no effect on the worst-case data access time (tRAC) up to the point in time when the delayed row clock no longer inhibits the remaining sequence of column clocks. Two timing end-points result from the internal gating of $\overline{\text{CAS}}$ which are called tRCD (min) and tRCD (max). No data storage or reading errors will result if $\overline{\text{CAS}}$ is applied to the device at a point in time beyond the tRCD (max) limit. However, access time will then be determined exclusively by the access time from $\overline{\text{CAS}}$ (tCAC) rather than from $\overline{\text{RAS}}$ (tRAC), and access time from $\overline{\text{Formator}}$ will be lengthened by the amount that tRCD exceeds the tRCD (max) limit. This relationship is depicted in Figure 6.

GATED CAS TIMING RELATIONSHIP Figure 6.



Also, as a result of the entertwined clock generators, precharge of all internal circuitry is initiated by $\overline{\text{RAS}}$ going to the inactive state. This removes several timing restrictions from the trailing edge of $\overline{\text{CAS}}$, allowing the simplified " $\overline{\text{RAS}}$ only" refresh operation as well as improved operation of the Data Output.



Basically, Data Out of the "unlatched" type of 16K RAM is valid within the specified access time and will remain valid until the Column Address Strobe ($\overline{\text{CAS}}$) is taken to the inactive state. However, in early write cycles (WRITE active low before $\overline{\text{CAS}}$ goes low, see Figure 7) the data output will remain in the high impedance (opencircuit) state throughout the entire cycle. This type of output operation results in some very significant system implications.

Common I/O Operation – If all write operations are handled in the "early write" mode, then D_{1N} can be connected directly to D_{OUT} for a common I/O data bus.

Data Output Control — DOUT will remain valid during a read cycle from tCAC until CAS goes back to a high level (precharge), allowing data to remain valid from one cycle up until a new memory cycle begins with no penalty in cycle time. This makes the RAS/CAS clock timing relationship very flexible.

Two Methods of Chip Selection — Since DOUT is not latched, \overline{CAS} and/or \overline{RAS} can be decoded for chip selection. If both \overline{RAS} and \overline{CAS} are decoded, then a two dimensional (X,Y) chip select array can be realized.


Noise Margins

The ability of an MOS memory device to interface with logic families outside its own has always been a marginal situation. With the new generation 16K RAM, the problems of high capacitance, high level address inputs have been eliminated along with the old familiar design glitch which caused the address inputs of several popular RAM types to source current out of their input terminals. As veteran designers might recall, this condition injected a significant current spike on the address lines which decreased noise margin and prevented the use of Schottky address drivers in the system. To overcome these problems in 16K RAM design means, that for the first time, MOS memory elements can be surrounded by high performance logic families (Schottky TTL) in the system to achieve maximum performance with adequate noise margins.

To provide wide operating margins and noise immunity desired by users, a special input stage has been incorporated into the MK 4116 to detect true TTL input levels. A circuit schematic of this stage is shown in Figure 8. The principle behind this curcuit is a simple differential amplifier which compares the incoming TTL level to an on-chip 1.5 volt reverence level. This type of circuit can be designed to detect "one" levels greater than or equal to 2.2 volts and "zero" levels less than or equal to 0.8 volts.

In the circuit in Figure 8, a positive common mode voltage boost is capacitively coupled to the gates of transistors T3 and T4 to assure that at least one of them is turned on when the "latch" command is initiated from the control clock generator. Note that the input buffer will latch properly even though both the input and reference voltages may be less than the device threshold voltage. The addition of T1 and C1 in the V_{IN} path helps to increase the amount of negative undershoot on V_{IN} which can be tolerated between the time TA goes low and the time the latching action takes place. This type of input circuit

MK 4116 ADDRESS INPUT BUFFER



requires the shortest possible address hold times and allows the input circuitry to function independent of device thresholds and other process parameters.

The output drive capability of a RAM is also a very important area of concern. Many times the load circuit which a vendor uses to measure the access time of a device is not representative of typical system loading conditions. If actual system loading is much greater than the load used by the manufacturer to measure access time, then the device will be marginal in the system. With typical system capacitance loading far in excess of 60pF, it is necessary for the new generation 16K RAMS to accommodate two TTL loads in addition to driving 100pF capacitance.

Power Dissipation

A major breakthrough in the reduction of active power dissipation in dynamic RAMs results from the use of dynamic circuitry throughout the entire device, specifically in the sense amplifiers. Without going into a detailed discussion of dynamic RAM design, it will suffice to say that dynamic flipflop type level detector is made possible by providing an access path to both the true and complement sense lines associated with each amplifier. This sense amplifier configuration does not require digit pull-up transistors which are the major source of active power dissipation in a dynamic RAM. Figure 9 is a comparison of the current waveforms (characteristics) of two similar RAMs, one incorporating the dynamic sensing approach and the other using static loads in the sense amp circuits.


The user benefits derived from RAMs designed with dynamic sense amplifiers extends far beyond a simple reduction of the power dissipation. Although low power is of significant importance, even more important is the increased inherent reliability (which will be discussed later) and the impact that the dynamic current characteristics have on system design.

Since most of the power drawn by the MK 4116 is the result of an address strobe transition, the dynamic power is primarily a function of operating frequency rather than active duty cycle (as is the case with "static" sense amp designs). This dynamic current characteristic precludes inadvertent burn-out of the device in the event that the clock inputs become shorted to ground due to system

malfunction. With the old conventional design, maximum current is drawn by the device any time the strobe inputs are activated. This is the reason that many of the previous generation RAMs had restrictions on the maximum time the chip enable strobe could remain active.

STATIC VS. DYNAMIC SENSE AMP CHARACTERISTICS

Figure 9.



SUPPLY CURRENT VS. CYCLE RATE

Figure 10.

CYCLE TIME tRC (ns)




Fig. 10 Maximum IDD1 versus cycle rate for device operation at various frequencies. IDD1 (max) curve is defined by the equation:

IDD1 (max) [mA] = 10 + 9.4 x cycle rate [MHz].

Not only does the dynamic current characteristic of this device prevent inadvertent burnout, it also allows the manufacturer of such devices to specify the operating power as a function of frequency rather than by a "fixed" condition. As illustrated in Figure 10, this allows the system designer to have a worst-case power specification, guaranteed by the manufacturer, which applies to real "use" conditions.

System Relaibility

Reliability is certainly not a new buzz word in the MOS memory market. Reliability (or in some cases, the lack of it) has been an important topic for many years. As most of the "old-timers" will recall, many of the 1K and early 4K dynamic RAMs exhibited a phenomenon known as "soft failures" that drove even the experts into a state of panic. As 4K RAMs matured it became apparent that something had to be done to improve the reliability of dynamic RAMs and restore the credibility of the manufacturers before the advent of 16K devices.

In evaluating the problems of system reliability, it has been determined that there exists a strong correlation between memory devices which exhibit "soft failures" in systems and memory devices which are intolerent of power supply noise and/or marginal input levels. Discrete device testing may prove that the RAM is functional and meets all specifications; however, what is important to the user is the "real" system environment.

The new 16K RAM devices have overcome the problems associated with power supply noise by insuring proper operation over a wider power supply range $-\pm$ 10% rather than \pm 5% - and by enhanced testing which closely matches possible user conditions.

POWER SUPPLY TOLERANCE Figure 11 13.2V UPPER LIMIT (NOMINAL)

Fig. 11 Power Supply Tolerance: means that any combination of (1.) nominal DC level, and (2.) low frequency ripple, and (3.) high frequency noise is acceptable so long as the sum of all noise does not go outside the specified plus and minus (\pm) envelope.

LOWER LIMIT

For any dynamic RAM whose storage capacitor is returned to VDD (+12V), a change in VDD between data accesses will capacitively couple onto the storage node. For example, suppose that a low level is written with VDD at its lower limit (10.8V) and that the storage node is discharged to zero volts. If before the next access to this cell the VDD level increases, some percentage (typically about 80%) of this increase will couple onto the storage node. In older RAM designs, the sense amplifier circuits had a tendency to recognize this level as a high rather than the low level which was originally stored.

This condition is further aggrevated in dynamic RAMs with the static type of sense amplifiers as described earlier. These high power devices, with their hefty DC current requirement, have a tendency to cause the DC power busses, which are routed through the memory matrix, to droop. The basic nature of a dynamic RAM is such that the current drawn by the device during an active cycle can be several orders of magnitude greater than the current drawn while the device is in standby. This sudden change in current requirement can create seemingly incurable noise problems within a system if proper decoupling is not implemented.

Although no particular power supply noise restriction exists other than the supply voltages remain within the specified limits, adequate decoupling should be provided to suppress high frequency noise resulting from the transient current of the new 16K RAM devices. This insures optimum system performance and reliability. Bulk capacitance requirements are minimal since the MK 4116 draws very little steady state (DC) current. This characteristic of the 16K RAM can greatly reduce the expense and complexity of power supply design. This is especially important when costs of \$1 to \$1.50/watt are common for a good, quality power subsystem.

In addition to operating margin, memory component power consumption is also a major factor affecting reliability. As described earlier, the technology used to manufacture 16K RAMS produces low power devices which generate little pleat and are less prone to failures induced by high temperature. Remember, system reliability is inversely proportional to operating temperature.

CONCLUSION

The new generation 16K RAM devices come closer to answering the needs and addressing the complaints of semiconductor memory users than any previous Random Access Memory Product. These emerging 16K RAM devices are designed and manufactured with the latest state-of-theart processing techniques; one which requires few devices per memory cell; has simple, easily controlled, mature processing techniques, requires minimal, simple peripheral circuitry; dissipates little power; is free of intrinsic reliability problems; and is manufactured by responsible, careful, and experienced vendors.

REFERENCES

- Schroeder, P.R.; and Proebsting, R.J.; "A 16K x 1 Bit Dynamic RAM", ISSCC Digest of Technical Papers, Feb., 1977.
- Owen, R.W.; "Optimized Testing of 16K RAMS", CompCon '77. Digest of Technical Papers, Feb., 1977.
- Coker, D.C.; "An In-Depth Look at MOSTEK's High Performance MK 4027", Application Note, Jan., 1976.
- Brown, J.R.; Timing Peculiarities of the 16 Pin Multiplexed Address RAM", Burroughs Technical Memorandum, Nov., 1976.

- Coker, D.C.; and Davis, K.; "16K RAM From Micros to Mainframes", CompCon '76 Digest of Technical Papers, Sept., 1976.
- Proebsting, R.J.; and Green, R.; "A TTL Compatible 4096-Bit N-Channel RAM", ISSCC Digest of Technical Papers, Feb., 1973.
- Frankenberg, R.J.; "Designers Guide to: Semiconductor Memories", <u>EDN Magazine</u>, 1975.
- 8. Carey, B.J.; Grossman, H.J.; Jodoin, R.C., Coker, D.C.; Squelch Memory System Noise with P-C Board Bus Bars", <u>Electronic Products Magazine</u>, Oct., 1976.

MOSTEK

COMPATIBLE MK4027 AND MK4116 MEMORY SYSTEM DESIGNS

By DAVID WOOTEN

Application Note

INTRODUCTION


Memory Systems design is very much like any other interface design. It requires knowledge of the system being interfaced to and also an in-depth knowledge of the resource being interfaced. This in-depth knowledge must include the functional and electrical characteristics of the device as well as power requirement, noise sensitivities and driver requirements. This application note will attempt to cover all of the areas that are relevant to designing a memory system using the MK4027 or the MK4116. The discussion centers around a memory board that was designed for the LSI-11* microcomputer. Many of the techniques and methods used in this design can be applied to almost any other memory system design.

THE LSI-11*BUS


The LSI-11* microcomputer bus is used for all data transfers within the system. It has four types of cycles that are of significance to the memory system: read, write, read-modify-write and refresh. The timing for each of these cycles as seen from the interface side of the bus receivers is given in Figs. 1, 2, and 3. Since the memory can never institute a bus cycle it is always a slave device. As can be seen from the timing diagrams, all cycles are interlocked asynchronous. The bus cycles have three phases; device selection, transfer initiation and transfer termination. Device selection (either memory or peripheral) is accomplished by the bus master placing the device address on the multiplexed addressdata lines. After allowing time for bus delays, driverreceiver skews and address decode the bus master sends SYNC to signal that a transfer will take place between the bus master and the addressed device. The type of cycle is identified by the state of the WTBT and the REF lines. Transfer initiation occurs when the bus master asserts DIN or DOUT, DIN and DOUT are used to control the direction of data flow. DIN causes the flow to be from slave to master (read cycle) and DOUT from master to slave(write cycle). Transfer termination is caused by the addressed device (slave) asserting RPLY. This indicates to the master that the read data is available on the address/data lines or that the write data has been received by the slave. In response to RPLY the bus master drops DIN or DOUT and the slave in turn drops RPLY. For a read-modifywrite cycle the DIN-RPLY sequence is followed by

a DOUT-RPLY sequence. This allows read-modify-write to be done with only one address assertion. The LSI-11* also has a protocol to allow for refresh of dynamic RAMs. Refresh is normally done under control of the LSI-11* microcode. A refresh cycle consists of a DIN-RPLY sequence with RFSH active. During a refresh cycle no data is transferred and only A1-A6 have any significance. These addresses are used to indicate which row of a dynamic RAM is to be refreshed. Sixty-four refresh cycles are generated in a burst every 1.6ms.

READ (REFRESH) CYCLE TIMING



WRITE CYCLE TIMING



READ MODIFY WRITE CYCLE TIMING

*LSI-11 is a trademark of Digital Equipment Corporation

There are several points about the bus timing that should be mentioned in passing as they will influence some of the decisions made later. Since the transfers on the bus are asynchronous the memory does not have to respond in a fixed period of time. This is unlike many other microprocessors that favor synchronous transfers. Another point that should be made is that the cycle time requirements for the memory are not very stringent. In fact, the absolute minimum cycle time with a Øns access memory is over 800 ns. This leaves quite a bit of 'dead' time in the cycle as far as the memory is concerned.

The final point is that logically there is no difference between transfers between the CPU and memory, or CPU and peripheral. Usually, the upper 4K words of the 32K word address space is reserved for peripheral addresses. When an address within the range is placed on the bus, BS7 is asserted to flag the address as being within the 4K I/O page. There is, however, no reason why the memory cannot be made to respond to some of the addresses in the I/O page as long as it does not conflict with peripheral addresses.

MK4027 FUNCTIONAL DESCRIPTION

Addressing

The 12 address bits required to decode 1 of the 4096 cell locations within the MK 4027 are multiplexed onto the 6 address inputs and latched into the on-chip address latches by externally applying two negative going TTL level clocks. The first clock, the Row Address Strobe (RAS), latches the 6 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 6 column address bits plus Chip Select (CS) into the chip. The internal circuitry of the MK 4027 is designed to allow the column information to be externally applied to the chip before it is actually required. Because of this, the hold time requirements for the input signals associated with the Column Address Strobe are also referenced to RAS. However, this gated CAS feature allows the system designer to compensate for timing skews that may be encountered in the multiplexing operation. Since the Chip Select signal is not required until CAS time. which is well into the memory cycle, its decoding time does not add to system access or cycle time.

Data Input/Output

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and CAS while RAS is active. The later of the signals (WRITE or CAS) to make its negative transition is the strobe for the Data In register. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is brought low prior to CAS, the Data In is strobed by CAS, and the set-up

and hold times are referenced to $\overline{\text{CAS}}$. If the data input is not available at $\overline{\text{CAS}}$ time or if it is desired that the cycle be a read-write cycle, the $\overline{\text{WRITE}}$ signal must be delayed until after $\overline{\text{CAS}}$. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of $\overline{\text{WRITE}}$ rather than to $\overline{\text{CAS}}$. Note that if the chip is unselected ($\overline{\text{CS}}$ high at $\overline{\text{CAS}}$ time) $\overline{\text{WRITE}}$ commands are not executed and, consequently, data stored in the memory is unaffected.

Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cycle in which CAS is active. Data read from the selected cell will be available at the output within the specified access time.

Data Output Latch

Any change in the condition of the Data Out Latch is initiated by the CAS signal. The output buffer is not affected by memory (refresh) cycles in which only the RAS signal is applied to the MK 4027. Whenever CAS makes a negative transition, the output will go unconditionally open-circuited, independent of the state of any other input to the chip. If the cycle in progress is a read, read-modify-write, or a delayed write cycle and the chip is selected, then the output latch and buffer will again go active and at access time will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. If the cycle in progress is a write cycle (WRITE active low before CAS goes low) and the chip is selected, then at access time the output latch and buffer will contain the input data. Once having gone active, the output will remain valid until the MK 4027 receives the next CAS negative edge. Intervening refresh cycles in which a RAS is received (but no CAS) will not cause valid data to be affected. Conversely, the output will assume the open-circuit state during any cycle in which the MK 4027 receives a CAS but no RAS signal (regardless of the state of any other inputs). The output will also assume the open circuit state in normal cycles (in which both RAS and CAS signals occur) if the chip is unselected.

The three-state data output buffer presents the data output pin with a low impedance to V_{CC} for a logic 1 and a low impedance to V_{SS} for a logic 0. The output resistance to V_{CC} (logic 1 state) is 420 Ω maximum and 135 Ω typically. The output resistance to V_{SS} (logic 0 state) is 125 Ω maximum and 35 Ω typically. The separate V_{CC} pin allows the output buffer to be powered from the supply voltage of the logic to which the chip is interfaced. During battery standby operation, the V_{CC} pin may have power removed without affecting the MK 4027 refresh operation. This allows all system logic except the RAS timing circuitry and the refresh address logic to be turned off during battery standby to conserve power.

Refresh

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 64 row addresses within each 2 millisecond time interval. Any cycle in which a RAS signal occurs, accomplishes a refresh operation. A read cycle will refresh the selected row, regardless of the state of the Chip Select (CS) input. A write or read-modify-write cycle also refreshes the selected row, but the chip should be unselected to prevent writing data into the selected cell. If, during a refresh cycle, the MK 4027 receives a RAS signal but no CAS signal, the state of the output will not be affected. However, if "RASonly" refresh cycles (where RAS is the only signal applied to the chip) are continued for extended periods, the output buffer may eventually lose proper data and go open circuit. The output buffer will regain activity with the first cycle in which a CAS signal is applied to the chip.

Power Dissipation/Standby Mode

Most of the circuitry in the MK 4027 is dynamic and most of the power drawn is the result of an address strobe edge. Because the power is not drawn during the whole time the strobe is active, the dynamic power is a function of operating frequency rather than active duty cycle. Typically, the power is 170mW at 1 μ sec cycle rate for the MK 4027 with a worse case power of less than 470mW at 320 nsec cycle time. To minimize the overall system power, the Row Address Strobe (RAS) should be decoded and supplied to only the selected chips. The CAS must be supplied to all chips (to turn off the unselected output). Those chips that did not receive a RAS, however, will not dissipate any power on the CAS edges, except for that required to turn off the outputs. If the RAS signal is decoded and supplied only to the selected chips, then the Chip Select (\overline{CS}) input of all chips can be at a logic 0.

The chips that receive a \overline{CAS} but no \overline{RAS} will be unselected (output open-circuited) regardless of the Chip Select input. For refresh cycles, however, either the \overline{CS} input of all chips must be high or the \overline{CAS} input must be held high to prevent several "wire-OR'd" outputs from turning on with opposing force. Note that the MK 4027 will dissipate considerably less power when the refresh operation is accomplished with a " \overline{RAS} -only" cycle as opposed to a normal \overline{RAS} / \overline{CAS} memory cycle.

Page Mode Operation

The "Page Mode" feature of the MK 4027 allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by

strobing the row address into the chip and keeping the RAS signal at a logic 0 throughout all successive memory cycles in which the row address is common.

This "page mode" of operation will not dissipate the power associated with the negative going edge of RAS Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times. The chip select input (CS) is operative in page mode cycles just as in normal cycles. It is not necessary that the chip be selected during the first operation in a sequence of page cycles. Likewise, the CS input can be used to select or disable any cycle(s) in a series of page cycles. This feature allows the page boundary to be extended beyond the 64 column locations in a single chip. The page boundary can be extended by applying RAS to multiple 4K memory blocks and decoding CS to select the proper block.

MK4116 FUNCTIONAL DESCRIPTION Addressing

The 14 address bits required to decode 1 of the 16,384 cell locations within the MK 4116 are multiplexed onto the 7 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks. The first clock, the Row Address Strobe (RAS), latches the 7 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 7 column address bits into the chip. Each of these signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal clocks. The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the CAS clock sequence are inhibited until the occurence of a delayed signal derived from the RAS clock chain. This "gated CAS" feature allows the CAS clock to be externally activated as soon as the Row Address Hold Time specification (tRAH) has been satisfied and the address inputs have been changed from Row address to Column address information.

Note that $\overline{\text{CAS}}$ can be activated at any time after tRAH and it will have no effect on the worst case data access time (tRAC) up to the point in time when the delayed row clock no longer inhibits the remaining sequence of column clocks. Two timing endpoints result from the internal gating of $\overline{\text{CAS}}$ which are called tRCD (min) and tRCD (max). No data storage or reading errors will result if $\overline{\text{CAS}}$ is applied to the MK 4116 at a point in time beyond the tRCD (max) limit. However, access time will then be determined exclusively by the access time from $\overline{\text{CAS}}$ (tCAC) rather than from $\overline{\text{RAS}}$ (tRAC), and access time from $\overline{\text{RAS}}$ will be lengthened by the amount that tRCD exceeds the tRCD (max) limit.

Data Input/Output

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and CAS while RAS is active. The later of the signals (WRITE or CAS) to make its negative transition is the strobe for the Data In (Din) register. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is brought low (active) prior to CAS, the Din is strobed by CAS, and the set-up and hold times are referenced to CAS. If the input data is not available at CAS time or if it is desired that the cycle be a read-write cycle, the WRITE signal will be delayed until after CAS has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than CAS. (To illustrate this feature, Din is referenced to WRITE in the timing diagrams depicting the read-write and page-mode write cycles while the "early write" cycle diagram shows Din referenced to CAS).

Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cycle in which CAS is active (low). Data read from the selected cell will be available at the output within the specified access time.

Data Output Control

The normal condition of the Data Output (Dout) of the MK 4116 is the high impedance (open-circuit) state. That is to say, anytime \overline{CAS} is at a high level, the Dout pin will be floating. The only time the output will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle. Dout will remain valid from access time until \overline{CAS} is taken back to the inactive (high level) condition.

If the memory cycle in progress is a read, read-modify write, or a delayed write cycle, then the data output will go from the high impedance state to the active condition, and at access time will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. Once having gone active, the output will remain valid until \overline{CAS} is taken to the precharge (logic 1) state, whether or not \overline{RAS} goes into precharge.

If the cycle in progress is an "early-write" cycle (WRITE active before CAS goes active), then the output pin will maintain the high impedance state throughout the entire cycle. Note that with this type of output configuration, the user is given full control of the Dout pin simply by controlling the placement of WRITE command during a write cycle, and the pulse width of the Column Address Strobe during read operations. Note also that even though data is not latched at the output, data can

remain valid from access time until the beginning of a subsequent cycle without paying any penalty in overall memory cycle time (stretching the cycle).

This type of output operation results in some very significant system implications.

Common I/O Operation — If all write operations are handled in the "early write" mode, then Din can be connected directly to Dout for a common I/O data bus.

Data Output Control— Dout will remain valid during a read cycle from tCAC until CAS goes back to a high level (precharge), allowing data to be valid from one cycle up until a new memory cycle begins with no penalty in cycle time. This also makes the RAS/CAS clock timing relationship very flexible.

Two Methods of Chip Selection— Since Dout is not latched, \overline{CAS} is not required to turn off the outputs of unselected memory devices in a matrix. This means that both \overline{CAS} and/or \overline{RAS} can be decoded for chip selection. If both \overline{RAS} and \overline{CAS} are decoded, then a two dimensional (X, Y) chip select array can be realized.

Extended Page Boundary— Page-mode operation allows for successive memory cycles at multiple column locations of the same row address. By decoding CAS as a page cycle select signal, the page boundary can be extended beyond the 128 column locations in a single chip. (See page-mode operation).

Output Interface Characteristics

The three state data output buffer presents the data output pin with a low impedance to V_{CC} for a logic 1 and a low impedance to V_{SS} for a logic 0. The effective resistance to V_{CC} (logic 1 state) is 420 Ω maximum and 135 Ω typically. The resistance to V_{SS} (logic 0 state) is 95 Ω maximum and 35 Ω typically. The separate V_{CC} pin allows the output buffer to be powered from the supply voltage of the logic to which the chip is interfaced. During battery standby operation, the V_{CC} pin may have power removed without affecting the MK 4116 refresh operation. This allows all system logic except the RAS timing circuitry and the refresh address logic to be turned off during battery standby to conserve power.

Page Mode Operation

The "Page Mode" feature of the MK 4116 allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the RAS signal at a logic 0 throughout all successive memory cycles in which the row address

is common. This "page-mode" of operation will not dissipate the power associated with the negative going edge of RAS. Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times.

The page boundary of a single MK 4116 is limited to the 128 column locations determined by all combinations of the 7 column address bits. However, in system applications which utilize more than 16,384 data words, (more than one 16K memory block), the page boundary can be extended by using CAS rather than RAS as the chip select signal. RAS is applied to all devices to latch the row address into each device and then CAS is decoded and serves as a page cycle select signal. Only those devices which receive both RAS and CAS signals will execute a read or write cycle.

Refresh

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 128 row addresses within each 2 millisecond time interval. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with "RAS-only" cycles. RAS-only refresh results in a substantial reduction in operating power. This reduction in power is reflected in the IDD3 specification called out in the MK4116 data sheet.

Power Considerations

Most of the circuitry used in the MK 4116 is dynamic and most of the power drawn is the result of an address strobe edge. Consequently, the dynamic power is primarily a function of operating frequency rather than active duty cycle. This current characteristic of the MK 4116 precludes inadvertent burn out of the device in the event that the clock inputs become shorted to ground due to system malfunction.

Although no particular power supply noise restriction exists other than the supply voltages remain within the specified tolerance limits, adequate decoupling should be provided to suppress high frequency noise resulting from the transient current of the device. This insures optimum system performance and reliability. Bulk capacitance requirements are minimal since the MK 4116 draws very little steady state (DC) current.

In system applications requiring lower power dissipation, the operating frequency (cycle rate) of the MK 4116 can be reduced and the (guaranteed maximum) average power dissipation of the device will be lowered in accordance with the I_{DD1} (max) spec limit curve illustrated in Figure 4. NOTE: The MK 4116 family is guaranteed to have a maximum I_{DD1} requirement of 35mA @ 375ns

cycle with an ambient temperature range from 0° to 70°C. A lower operating frequency, for example 1 microsecond cycle, results in a reduced maximum IDD1 requirement of under 20mA with an ambient temperature range from 0° to 70°C.




Fig. 4 Maximum I_{DD1} versus cycle rate for device operation at extended frequencies. I_{DD1} (max) curve is defined by the equation-I_{DD1} (max) mA = 10 + 9.4 x cycle rate [MHz] for -2/3 only I_{DD1} (max) mA = 10 + 8.0 x cycle rate [MHz] for -1 only

It is possible to operate certain versions of the MK 4116 family (the -2 and -3 speed selections for example) at frequencies higher than 2.66 MHz (375ns cycle), provided all AC operating parameters are met. Operation at shorter cycle times (< 375ns) results in higher power dissipation and, therefore, a reduction in ambient temperature is required.

Although RAS and/or CAS can be decoded and used as a chip select signal for the MK 4116, overall system power is minimized if the Row Address Strobe (RAS) is used for this purpose. All unselected devices (those which do not receive a RAS) will remain in a low power (standby) mode regardless of the state of CAS.

TERMINAL CHARACTERISTICS OF THE MK4027 AND MK4116

Inputs

Addresses, Chip Select and Din - The address, Din and $\overline{\text{CS}}$ input circuitry for the MK4027 and MK4116 is shown in Fig. 5. This particular input circuit has some characteristics that make it particularly useful for the address and data inputs. First of all, it has a low input capacitance which is very important in

large arrays of memory chips where it is desirable to tie many address inputs together and to drive them with a single buffer. This circuit also allows the address hold time for row addresses to be very short. This makes the available 'window' for address multiplexing as wide as possible.

Clocks - The RAS, CAS, and WRITE inputs are basically MOS inverter stages. (Fig 6) The RAS input buffer is always active (the depletion load on the inverter is always supplying current to the inverter) because the device must always be able to respond to RAS transitions. The RAS input buffer accounts for the vast majority of the 1.5 ma of standby current on V_{DD}. The CAS and WRITE buffers differ from the RAS buffer in that the load device is clocked. When the memory is in standby (RAS high), the CAS and WRITE buffers load device is turned off. The input capacitance of the RAS, CAS, and WRITE buffers is fairly high (10pf) in comparison to the address inputs. This is because the input transistors are comparatively large since they have to have good current handling capability and also because of "Miller" effects during input transitions. In most cases this higher input capacitance is not a problem because the number of devices on each RAS or CAS buffer is small when compared to the number of devices on each address buffer.




Figure 5: ADDRESS AND DATA INPUTS




Figure 6: CLOCK INPUT CIRCUIT

MK4116 AND MK4027 COMPATIBLE DESIGNS

Because of their similarities it is very easy to design a memory system that will accommodate either the MK4027 or the MK4116. This is often a very desirable goal because it allows the memory system to be tailored to meet a wide range of overall system requirements. There are some differences however, between the MK4027 and MK4116 that require special consideration.

Refresh And Dout Interaction

In many systems that use transparent refresh, such as this *LSI-11 memory system, it is required that refresh take place immediately after a memory read or write cycle. If refresh takes place after a read cycle it may be required that the read data be held while refresh takes place. The only way to accomplish this in a compatible design is by adding data latches. The MK4027 will, in fact, work without latches if "RAS only" refresh is used. The MK4116, however, requires that CAS be held low to maintain the output data which means that no cycle may start while the data is being held.

Address Multiplexing

The differing address requirements for the MK4027 and MK4116 can be accommodated without jumpers. Fig. 7 shows a multiplexing scheme that uses the 'extra' multiplexer in a 74S158 to supply an inverted address to half the memory. When row addresses are selected two of the multiplexor outputs contain the same address data. The MK4027 will ignore this address data because it is applied to the CS input which is a 'don't care' at RAS time. The MK4116, however sees this input as another address and will strobe it in at RAS time. When column addresses are selected the extra multiplexor contains a complement address. The MK4027 uses this input as a CS input and the MK4116 uses it as another column address. Two high order addresses are used such that they are part of the RAS decode for the MK4027 but are not terms in the RAS decode for the MK4116. The net effect is that for the MK4027 half the chips will receive \overline{CS} and only one selected row will receive RAS. For the MK4116 the column data on half the rows will be reversed around A6.

Generating The Memory Timing

The timing generator for the *LSI-11 memory system has many responsibilities. It must provide the row address hold time (t_{RAH}), it must generate the multiplexing control signal, it must provide column address setup time, it must generate a column address strobe delay, it must generate a valid data or end of write signal, and must provide the necessary precharge interval (T_{RP}).

Any number of methods may be used to generate this timing such as an oscillator driving a counter or a shift register; or a series of one-shots. However, each of these methods has a number of problems. The oscillator is necessarily asynchronous to cycle initiation and the cycle startup problems are acute. The one-shot approach simply cannot be made accurate when short delays are required. The simplest and most reliable solution to generating the necessary timing edges is to use a delay line.

The timing and control logic is shown in Fig. 8 All cycle timing is derived from the delay line. The input to the delay line is a low going signal that propagates to the end of the line and resets the input such that the new memory cycle can be initiated whenever the output of the line returns high.

The delay line shown has a 200 ns total delay with 5 taps at 40 ns intervals. This line was chosen because it was a standard 'off the shelf' item and was adequate for prototyping. The delay line timing and resulting system timing for read and write cycles is shown in figs. 9 and 10.

The synchronous refresh timing is similar to the read cycle timing but the asynchronous refresh (fig. 11) cycle has some interesting features. When the refresh interval timer indicates that a refresh should occur all further external cycles are inhibited from starting. After a 50ns delay if no cycle is in progress the address multiplexor can be switched to select the refresh addresses from the refresh address counter. After an additional 50ns delay to allow refresh addresses to stabilize, the cycle is started and proceeds much like any other cycle except no RPLY is generated and CAS is inhibited.




FIG. 7 MEMORY ADDRESS DECODING LOGIC




FIG. 8 MEMORY TIMING AND CONTROL LOGIC




FIG. 9 READ CYCLE TIMING




FIG. 10 WRITE CYCLE TIMING




FIG. 11 INTERNAL REFRESH CYCLE TIMING

Refresh Techniques

In most memory systems it is difficult to guarantee that the normal order of events will cause all the rows within a memory to be accessed within the specified refresh interval. For this reason, most dynamic memory systems have special circuitry that will cause extra memory cycles in an ordered manner such that all rows of memory devices are accessed within the 2 ms interval.

There are three commonly used techniques for introducing these extra memory refresh cycles. The first is in a "burst" where all normal memory accesses are inhibited for a fixed period of time while all rows are accessed. The second is "cycle stealing" where single memory cycles are periodically stolen from the CPU in order to refresh a single row. The third and most common is "transparent" where refresh cycles are periodically generated for refresh but they are introduced at a time when the memory is not being accessed and thus they are transparent to the CPU (i.e. the CPU is not affected by refresh).

The *LSI-11 microcode has provisions for performing "burst" refresh and the memory system described here will respond to the "burst" refresh from the LSI-11.* In addition, this memory system also has provisions for "transparent" refresh so that the "burst" refresh on the LSI-11*can be disabled for enhanced real-time system response.

The LSI-11' generates 64 cycles for refresh of 4K dynamic RAMs. The MK4116 requires 128 cycles for refresh. Instead of trying to do two refresh cycles for each synchronous refresh request, the distributed refresh is allowed to run even in the burst mode when the board is populated with MK4116's. Thus, 64 refresh cycles are provided by the LSI-11* and 64 cycles are generated by the on-board refresh running at half speed. In order to eliminate addressing problems the on-board refresh counter is used for all refresh cycles.

Synchronous and Asynchronous Refresh

One of the most important factors in a dynamic memory design is deciding whether the memory refresh will be synchronous or asynchronous. For synchronous refresh, the designer can use some system event (clock) to trigger refresh. In the asynchronous system the designer must provide for a local event to trigger the refresh. With an asynchronous refresh there will usually be cases when a system memory request and local refresh request occur simultaneously. To provide for such circumstances, some arbitration scheme must be present on

the asychronously refreshed memory. Extreme care must be taken in the design of the arbitration logic because if it does not contain adequate safequards the memory system can (and will) malfunction causing some rather interesting and impossible to duplicate errors. Because of the inherent difficulties of asynchronous refresh it should be used only as a last resort. This is probably why DEC included the refresh microcode in the "LSI-11* to allow refresh to be system synchronous.

The arbitration logic for this memory system is shown in Fig. 8. For normal read or write cycles, without refresh interference, the and-or-invert (AOI) sets the cycle start latch which feeds the delay line generating the memory timing signals. When an asynchronous refresh must take place the INTERNAL REFRESH REQUEST signal inhibits any bus requested cycles (read, or write) from setting the cycle start latch. After a short delay the output of the cycle start latched is sampled and if no cycle is in progress the address multiplexer is switched to select the refresh addresses and the refresh cycle is allowed to start. In the event of the refresh request overriding the read/write requests, the output of the AOI might not allow the cycle start latch to set properly and a timing glitch could propagate through the delay line. To prevent such a catastrophic event, the output of the open collector AOI gate has an RC delay that serves to stretch any low going pulse making it wide enough to insure proper setting of the latch.

The refresh enable has an alternate path that bypasses the arbitration delay. This is used for synchronous refresh cycles that are generated by the LSI-11.* The arbitration can be bypassed because it is possible to merge the synchronous refresh requests and not cause a conflict with a normal cycle.

DRIVING MOS WITH TTL

Driver Characteristics

For the Schottky devices the important parameters are the output impedance in the high and low level output state and the rise and fall time of the signal. The worst case high level output impedance can be calculated by using the IOS values for the device and observing that the voltage across the current limiting resistor in the Schottky output stage is given by:

$$V=V_{CC}-2V_{BE}+V_{D}$$

The larger the voltage across the resistor the higher its resistance, so by assuming a small value for V_{BE} (0.65V) and a large value for the drop across the Schottky diode in the driver (0.6V), a safe worst case number can be calculated.

For the low level output impedance the low level output current (I_{OL}) and low level output voltage (V_{OL}) can be used. Assuming a small value for the low level open circuit output voltage (V_{OLO}) of about 0.2 volts the output impedance can be estimated by:

$$R_{0L} = \frac{V_{0L} - V_{0LO}}{I_{0L}}$$

Calculations for the 74S04 give a worst case output impedance of about 114 Ω in the high level state and about 15 Ω in the low level state. The 74S04 has a worst case high level output impedance of about 89 Ω and a worst case low level impedance of about 5 Ω . The values for the 74S04 can be used for most Schottky TTL functions because the output structures are similar.

Line Termination

It is not obvious that line termination is necessary, but it is. If no termination is used, a low going signal will be injected into the line having an amplitude that can be calculated by dividing the signal swing between the source impedance and the characteristic impedance of the line. For a 3 volt negative signal swing from a 75S37 into a 50Ω line the transmitted signal will have an amplitude of 2.7 volts. This signal will propagate to the end of the line, be 100% reflected at the end of the line and return to the driver. At the driver the signal will reflect about 80% and 180° out of phase. In the case where the fall time of the signal is shorter than the two way propagation delay of the line the resulting reflection from the driver will cause the signal to swing positive at the end of the line to about 2.0 volts. This amount of ringing obviously cannot be tolerated so some types of termination must be used.

Termination of the line at the 'receiving' end is one method that is often used in TTL transmission line systems.. This type of termination has several drawbacks. If a simple pullup resistor to +5 volts is used, the low level DC current through a resistor with a resistance equal to the impedance of the line will in most cases consume almost all of the drive capability of the bus driver. Even if the line impedance is as high as 200Ω the logic '0' level current through a $200\ \Omega$ resistor would be $25\ \text{mA}$.

When considering termination of lines in a memory array it becomes very impractical to use receiving end termination. If terminating pairs were used the driver would have to be capable of sinking about 30 mA for each terminated line because of the low impedance of signal lines in a memory array.

The best choice for line termination is to use a series resistor at the driver. This approach is not practical when driving TTL loads because the III current causes a loss of logic '0' level. MOS loads however, have such small current requirements that this is not a problem. A series resistor of 100Ω with 100 MOS loads would produce only 0.1 volt of signal level loss. Series damping has an additional advantage over parallel termination in that it draws no DC supply current. For proper termination of the line it is necessary to match the low level source impedance of the driver to the impedance of the line being driven. This reduces ringing in the low level where the margins are most critical. In cases where multiple lines are being driven by the driver, the parallel combination of the lines should be used for the line impedance and the series resistor chosen accordingly. In practice, the resistor value is best chosen empirically. The board should be designed to accommodate the resistors and then different values tried on a prototype. The waveform with the ideal resistor will be slightly underdamped.

DELAY TIME CALCULATIONS

The switching delays for TTL devices driving capacitive loads such as memory signal lines can best be estimated by using the equation for the charge time of an RC circuit. R will be the maximum output impedance of the gate plus the series damping resistance, and C is the sum of the capacitances of the inputs being driven plus the capacitance of the board. When calculating the capacitance of the line the data sheet typical values for capacitance should be used rather than the maximums. This is because high input capacitance is not a function of the wafer lot, and the probability of having mostly worst case capacitance on the same signal line is very very small.

The equation for the maximum rise time is:

$$t_r = -RC \ln \frac{3.85V - V_{IH}}{3.85V - 0.2V} = -RC \ln \frac{3.85V - V_{IH}}{3.65V}$$

 V_{1H} = 2.2 volts for addresses on 4027

VIH = 2.4 volts for addresses on 4116 and clocks on 4027

VIH = 2.7 volts for clocks on 4116 The fall time is:

$$t_f = -RC \ln \frac{.8}{3.95} = 1.6RC$$

SIGNAL	V _{IH}	DRIVER	SERIES RESISTOR	LOADS/ LINE	LOAD CAPACITANCE	^t pLH	^t pHL
4027 CLOCKS	2.4	74837	22 Ω	16	148pF	15ns	6.5ns
4116 CLOCKS	2.7	74537	22 Ω	16	148pF	19ns	6.5ns
4027 ADDRESSES	2.2	74\$37	22 Ω	32	169pF	18ns	10ns
4116 ADDRESSES	2.4	74504	22 Ω	32	168pF	21ns	10ns

Table 1 Calculated Propagation Delays for Memory Signal Buffers

Power Distribution and Decoupling

The layout for dynamic memories is of special importance. Layout techniques that have been used successfully in the past for older generation MOS memories are simply inadequate for current stateof-the-art memories such as the MK4027 and MK4116. The newer devices have shallow diffusions that make possible fast memory devices but the shallow diffusions and fast switching speeds create larger current transients with higher frequency components than did the older designs. (Fig. 12) In order to tame these current transients and prevent them from generating voltage spikes that can cause loss of data and 'soft' errors every effort must be made to minimize the impedance in the decoupling path for the device.

The decoupling path is the trace distance from a power pin through a decoupling capacitor and to package ground. The impedance of this path is determined by the line inductance and the series impedance of the decoupling capacitor. Because the current transients on the MK4027 and MK4116 have significant harmonic content up to 100MHz the line inductance is one of the most critical factors. The line inductance can be minimized either by providing a power plane or by griding the power. In order to increase the effectiveness of the grided power, decoupling capacitors should be placed judiciously. A capacitor placement that has shown to be very V_{DD} and V_{BB} are effective is shown in Fig. 13. decoupled at every other chip with 0.1 µF capacitors such that the decoupling creates a 'checkerboard' pattern. This particular pattern was used on the LSI-11* memory board and measurements of the V_{DD} noise with a differential probe showed that the noise was below 400 mV peak-to-peak.




FIG. 12 CURRENT WAVEFORMS FOR MK4116




FIG. 13

1 4 F from VBB to Vss

While the 0.1 μ F decoupling capacitors are more than adequate for suppression of transients some larger bulk capacitors should be used to provide enough energy storage to prevent supply droop. The long term (cycle time) current requirements of the MK4027 and MK4116 are fairly low at 35 mA max. Assuming 64 memory devices all cycling at the maximum rate of 375 ns with 120 ns of precharge only 8.4 μ F of capacitance is required to keep the voltage drop below .1 volts. As with the high frequency decoupling it is good practice to distribute the bulk capacitance around the storage matrix to minimize the effects of the inductive and resistive voltage

Decoupling of the V_{CC} (+5) supply is fairly noncritical. In most cases only one row of memory devices is accessed at a time. The V_{CC} supply, therefore only needs to provide enough current to charge one Dout line for each column of memories. The V_{CC} decoupling capacitors (0.1 μ F) were placed at the top and bottom of each column of memories. The V_{CC} voltage at each device was measured when a data '1' was being read. The drop in V_{CC} was less than 300 mV. Calculations of the resultant rise time indicate that a 300 mV decrease in V_{CC} would cause less than a 10% increase in output rise time at V_{CC}=4.75 volts.

Bulk decoupling of the $\rm V_{\hbox{\footnotesize CC}}$ supply is usually not required in the memory. The DC current loading of the V_{CC} supply is dependent on the TTL loading and is usually quite small (less than 1mA for each 8 bits in the output word). The bulk decoupling, therefore, can be provided by the bulk capacitance used for the TTL.

The other performance advantages of griding the power are the crosstalk between signal lines is decreased because of the close proximity of ground; and ground voltage differentials between the TTL drivers and the memory devices is reduced enhancing the noise immunity to switching transients from the TTL devices.

Most of the layout techniques used in the memory array should be extended to the TTL circuitry on all boards. Ground should be grided where-ever possible. The decoupling paths should be kept as short as possible. Board ground should connect to backplane ground at as many points as possible.




FIG. 14

Decoupling Currents With Grided Power And

Checkerboard Decoupling

Signal Lines

Routing of the signal lines within the memory matrix is fairly straight forward. Address and clock lines can be daisy chained along each row and cause no cross-

talk problems when a good ground mesh is employed. In cases where multiple rows of chips are driven by the same TTL buffer the lines should be vertically bused outside the memory and tapped for each horizontal row of chips. The lines should in no case be snaked through the memory. Snaked lines are more susceptible to externally induced noise and crosstalk because of the longer path to the signal source.

Naturally, all lines should be kept as short as possible. This implies that the signal drivers and receivers should be physically close to the memory array. In cases where there are a large number of memory chips in each row the address drivers should be placed in the center of the array. (Fig. 16) If the RAS and CAS buffers drive one row of memory chips each can be placed either in the center of the array or on the side of the array. If the drivers will not fit in the middle of the matrix, they may be placed below the matrix. The signal lines would then be routed vertically and 'T'd' for each horizontal connection. In such cases, it is recommended that each stub be the signal edges caused by mismatched stubs.

MISCELLANEOUS POWER CONSIDERATIONS

Power Sequencing

The data sheets for the MK4027 and MK4116 state that no special power sequencing is required for proper device operation. This does not mean that the power sequencing should be ignored. In many systems the power supply lines exhibit overshoot on power up. This can cause V_{DD} at the memory to exceed data sheet limits for a short period of time. If V_{BB} is not applied when V_{DD} overshoots, breakdown can occur and destroy the memory. If a system does have this overshoot, sequencing the supplies so that V_{BB} is applied first will provide extra margin and help prevent device destruction.

The data sheet specified that V_{BB} should not be allowed to go positive with respect to ANY other input. If it does, injection currents can occur and cause loss of functionality. Special precautions should be taken in the V_{BB} power distribution to prevent this occurance. A high current Schottky diode from V_{BB} to ground can protect against many of the hazards such as an open V_{BB} supply or a momentary short to a signal or power line. Note that the layout in Fig. 15 has the V_{BB} run next to ground in the memory array. This will help reduce the chance of memory damage should a screwdriver or scope probe get loose in the system.




FIG. 15 SUGGESTED P.C. LAYOUT FOR MK4027 OR MK4116




FIG. 16 TYPICAL PLACEMENT FOR DRIVERS WITHIN MEMORY MATRIX

Power Calculations

Calculation of the V_{DD} supply current involves a fairly simple averaging procedure. The active refresh and standby currents are averaged over any given time period and multiplied times the maximum supply voltage to give the maximum power dissipation. The equation for the maximum average I_{DD} is given by:

 $I_{DD_{AVE}} = [n_{ACC} \times c_{ACC} [10mA (t_{RAS} + 120ns) +$

 $9.4 \text{mA} \times 10^{-6} \text{ s}$ + $n_{\text{RFF}} \times c_{\text{RFF}}$ [$10 \text{mA} (t_{\text{RRAS}} +$

120ns) + 6.5mA × 10^{-6} s]+ I_{DD2} [$n_{TOTAL} \times 1s - n_{ACC} \times 1s - n_{ACC$

 $c_{ACC}(t_{RAS} + 120ns) - n_{REF} \times c_{REF} (t_{RRAS} + 120ns)]/ls$

n_{ACC} = Number of devices accessed per normal cycle

n_{REF} = Number of devices refreshed per RAS only refresh cycle

n_{TOTAl} = Total number of devices in system

cACC = Frequency of normal accesses

c_{RFF} = Frequency of refresh cycles

 $t_{RAS} = \overline{RAS}$ active time for normal cycles

t_{RRAS} = RAS active time for refresh cycles

This equation takes into account the variations in current vs operating frequency and current vs duty cycle and provides for differences in number of devices in standby and number of devices active. As an example, assume a board with 8 rows of 8 chips per row. Refresh will occur every 7µs but only half the devices will be refreshed every refresh cycle. The other parameters are:

 $n_{ACC} = 8$

 $n_{RFF} = 32$

 $n_{TOTAL} = 64$

 $c_{ACC} = 2MHz$

 $c_{RFF} = 1/7\mu s \sim 143KHz$

 $t_{RAS} = 240 ns$

 $t_{RRAS} = 200 ns$

 $I_{DD2} = 1.5 \text{ma} (MK4116)$

 $I_{DD_{AVE}} = 8 \times 2 \times 10^{6} [1 \times 10^{-2} \text{A} (240 \times 10^{-9} \text{s})]$

 $+ 9.4 \times 10^{-3} A \times 1 \times 10^{-6} s$] $+ 32 \times 143 \times 10^{3}$

 $[1 \times 10^{-2} \text{A} (200 \times 10^{-9} \text{s} + 120 \times 10^{-9} \text{s}) + 6.5]$

 $\times 10^{-3} \times 1 \times 10^{-6} \text{s}$] + 1.5 x 10⁻³ [64 x ls -8

 $\times 2 \times 10^{6} (240 \times 10^{-9} \text{s} + 120 \times 10^{-9} \text{s}) - 32 \times 143$

 $\times 10^3 (200 \times 10^{-9} s + 120 \times 10(-9 s))$

 $I_{DD_{AVF}} = 337.6$ ma

Power calculations for the LSI-11 board using distributed refresh and with MK4027 gives:

 $n_{ACC} = 16$

n_{REF} = 16, 32, 48, 64

 $n_{TOTAI} = 16, 32, 48, 64$

c_{ACC} = 1 MHz (bus limit)

 $c_{RFF} = 32.5 \text{ Khz}$

 $t_{RAS} = 240 ns$

tRRAS = 240ns

 $I_{DD2} = 2.0 ma$

Yielding a maximum I $_{\mbox{\scriptsize DD}}$ current of 233 mA for 4K words, 270 mA for 8K, 307 mA for 12K and 344mA for 16K.

Using the MK4116 we have:

 $n_{ACC} = 16$

 $n_{RFF} = 16,32$

 $n_{TOTAL} = 16,32$

 $c_{ACC} = 1MHz$

 $c_{RFF} = 65KHz$

 $t_{RAS} = 240 ns$

 $t_{RRAS} = 240 \text{ ns}$

 $I_{DD2} = 1.5 ma$

This gives a maximum average $I_{\mbox{\scriptsize DD}}$ current of 233 mA for 16K and 267 mA for 32K.

It is interesting to note that on a per chip basis the MK4116 actually consumes less power than the MK4027 even though the MK4116 is refreshed at twice the rate.



Z80 INTERFACING TECHNIQUES FOR DYNAMIC RAM

By JERRY WINFIELD

Application Note

INTRODUCTION

Since the introduction of second generation microprocessors, there has been a steady increase in the need for larger RAM memory for microcomputer systems. This need for larger RAM memory is due in part to the availability of higher level languages such as PL/M, PL/Z, FORTRAN, BASIC and COBOL. Until now, when faced with the need to add memory to a microcomputer system, most designers have chosen static memories such as the 2102 1Kx1 or possibly one of the new 4Kx1 static memories. However, as most mini or mainframe memory designers have learned, 16-pin dynamic memories are often the best overall choice for reliability, low power, performance, and board density. This same philosophy is true for a microcomputer system. Why then have microcomputer designers been reluctant to use dynamic memory in their system? The most important reason is that second generation microprocessors such as the 8080 and 6800 do not provide the necessary signals to easily interface dynamic memories into a microcomputer system.

Today, with the introduction of the Z80, a true third generation microprocessor, not only can a microcomputer designer increase system throughput by the use of more powerful instructions, but he can also easily interface either static or dynamic memories into the microcomputer system. This application note provides specific examples of how to interface 16-pin dynamic memories to the Z80.

OPERATION OF 16-PIN DYNAMIC MEMORIES

The 16-pin dynamic memory concept, pioneered by MOSTEK, uses a unique address multiplexing technique which allows memories as large as 16, 384 bits x 1 to be packaged in a 16-pin package. For example the MK4027 (4,096x1 dynamic MOS RAM) and the MK4116 (16.384x1 dynamic MOS RAM) both use address multiplexing to load the address bits into memory. The MK4027 needs 12 address bits to select 1 out of 4,096 locations, while the MK4116 requires 14 bits to select 1 out of 16,384. The internal memories of the MK4027 and MK4116 can be thought of as a matrix. The MK4027 matrix can be thought of as 64x64, and the MK4116 as 128x128. To select a particular location, a row and column address is supplied to the memory. For the MK4027, address bits An-An are the row address, and bits An-Ann

are the column addresses. For the MK4116, address bits A_0 - A_6 are the row address, and A_7 - A_{13} are the column address. The row and column addresses are strobed into the memory by two negative going clocks called Row Address Strobe (\overline{RAS}) and Column Address Strobe (\overline{CAS}). By the use of \overline{RAS} and \overline{CAS} , the address bits are latched into the memory for access to the desired memory location.

Dynamic memories store their data in the form of a charge on a small capacitor. In order for the dynamic memory to retain valid data, this charge must be periodically restored. The process by which data is restored in a dynamic memory is known as refreshing. A refresh cycle is performed on a row of data each time a read or write cycle is performed on any bit within the given row. A row consists of 64 locations for the MK4027 and 128 locations for the MK4116. The refresh period for the MK4027 and the MK4116 is 2ms which means that the memory will retain a row of data for 2ms without a refresh. Therefore, to refresh all rows within 2ms, a refresh cycle must be executed every $32\mu s$ (2ms÷64) for the MK4027 and $16\mu s$ (2ms÷128) for the MK4116.

To ensure that every row within a given memory is refreshed within the specified time, a refresh row address counter must be implemented either in external hardware or as an internal CPU function as in the Z80. (Discussed in more detail under Z80 Refresh Control and Timing.) The refresh row address counter should be incremented each time that a refresh cycle is executed. When a refresh is performed, all RAMs in the system should be loaded with the refresh row address. For the MK4027 and the MK4116, a refresh cycle consists of loading the refresh row address on the address lines and then generating a RAS for all RAMs in the system. This is known as a RAS only refresh. The row that was addressed will be refreshed in each memory. The RAS only refresh prevents a conflict between the outputs of all the RAMs by disabling the output on the MK4116, and maintaining the output state from the previous memory cycle on the MK4027.

Z80 TIMING AND MEMORY CONTROL SIGNALS

The Z80 was designed to make the job of interfacing

to dynamic memories easier. One of the reasons the Z80 makes dynamic memory interfacing easier is because of the number of memory control signals that are available to the designer. The Z80 control signals associated with memory operations are:

MEMORY REQUEST (MREQ) - Memory request signal indicating that the address bus holds a valid memory address for a memory read, memory write, or memory refresh cycle.

READ (RD) - Read signal indicating that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.

WRITE (WR) - Write signal indicating that the CPU data bus hold valid data to be stored in the addressed memory or I/O device.

REFRESH (RFSH) - Refresh signal indicates that the lower 7 bits of the address bus contain a refresh address for dynamic memories and the current MREQ signal should be used to generate a refresh cycle for all dynamic memories in the system.

Figures 1a, 1b, and 1c show the timing relationships of the control signals, address bus, data bus and system clock Φ . By using these timing diagrams, a set of equations can be derived to show the worst case access times needed for dynamic memories with the Z80 operating at 2.5MHz.

The access time needed for the op code fetch cycle and the memory read cycle can be computed by equations 1 and 2.

(1) $tACCESS OP CODE = 3(t_c/2)-tDL\overline{\Phi} (MR) -tS\Phi(D)$

where: $t_c = Clock period$

 $^{t}DL\overline{\Phi}(MR) = \overline{MREQ}$ delay from falling edge of clock.

 $t_{s\Phi(D)}$ = Data setup time to rising edge of clock during op code fetch cycle.

let: t_C = 400ns; $t_{DL}\overline{\Phi}_{(MR)}$ = 100ns; $t_{S\Phi}$ = 50ns then: $\underline{t_{ACCESS\ OP\ CODE}}$ = 450ns

(2) taccess memory read = $4(t_c/2)^{-t}DL\overline{\Phi}(MR)$

 $-t_{S}\overline{\Phi}(D)$ where: t_{C} = Clock period

 $^{t}DL\overline{\Phi}(MR) = \overline{MREQ}$ delay from falling edge of clock $^{t}S\overline{\Phi}(D) = Data$ Setup time to falling edge of clock let: $^{t}C = 400ns; ^{t}DL (MR) = 100ns; ^{t}S (D) \overline{\Phi} = 60ns$ then: $^{t}ACCESS MEMORY READ = 640ns$


The access times computed in equations 1 and 2 are overall worst case access times required by the CPU. The overall access times must include all TTL buffer delays and the access time for the memory device. For example, a typical dynamic memory design would have the following characteristics, (see Figure 2).

The example in Figure 2 shows an overall access time of 336ns. This would more than satisfy the 450ns required for the op code fetch and the 640ns required for a memory read.

336ns


OP CODE FETCH TIMING

Figure 1a.




MEMORY READ TIMING

Figure 1b.



MEMORY WRITE TIMING Figure 1c.



Z80 REFRESH CONTROL AND TIMING

One of the most important features provided by the Z80 for interfacing to dynamic memories is the execution of a refresh cycle every time an op code fetch cycle is performed. By placing the refresh cycle in the op code fetch, the Z80 does not have to allocate time in the form of "wait states" or by "stretching" the clock to perform the refresh cycle. In other words, the refresh cycle is "totally transparent" to the CPU and does not decrease the system throughput (see Figure 1a). The refresh cycle is transparent to the CPU because, once the op code has been fetched from memory during states T1 and T2, the memory would normally be idle during states T3 and T4.

Therefore, by placing the refresh in the T_3 and T_4 states of the op code fetch, no time is lost for refreshing dynamic memory. The critical timing parameters involving the Z80 and dynamic memories during the refresh cycle are: $t_W(MRH)$ and $t_W(MRL)$. The parameter known as $t_W(MRH)$ refers to the time that \overline{MREQ} is high during the op code fetch between the fetch of the op code and the refresh cycle. This time is known as "precharge" for dynamic memories and is necessary to allow certain internal nodes of the RAM to be charged-up for another memory cycle. The equation for the minimum $t_W(MRH)$ time period is:

(3) $t_{W(MRH)} = t_{W(\Phi H)} + t_{f} - 30$

where: $tW(\Phi H)$ is clock pulse width high

tf is clock fall time

let: $t_W(\Phi H) = 180 \text{ns}; t_f = 10 \text{ns}$ then: $t_W(MRH) = 160 \text{ns} \text{ (min)}$

A $t_{W(MRH)}$ of 160ns is more than adequate to meet the worst case precharge times for most dynamic RAMs. For example, the MK4027-4 and the MK4116-4 require a 120ns precharge. The other refresh cycle parameter of importance to dynamic RAMs is $t_{W(MRL)}$, (the time that \overline{MREQ} is low during the refresh cycle). This time is important because \overline{MREQ} is used to directly generate \overline{RAS} . The equation for the minimum time period is:

(4) $t_W(MRL) = t_c-40$ where: t_c is the clock period

let: $t_C = 400 \text{ns}$ then: $t_C = 400 \text{ns}$

A 360ns $t_{W(MRL)}$ exceeds the 250ns min \overline{RAS} time required for the MK4027-4 and the MK4116-4.


By controlling the refresh internally with the Z80, the designer must be aware of one limitation. The limitation is that to refresh memory properly, the Z80 CPU must be able to execute op codes since the refresh cycle occurs during the op code fetch. The following conditions cause the execution of op codes to be inhibited, and will destroy the contents of dynamic memory.

- (1) Prolonged reset > 1ms
- (2) Prolonged wait state operation > 1ms
- (3) Prolonged bus acknowledge (DMA) > 1ms
- (4) Φ clock of < 1.216 MHz for 16K RAMs < .608 MHz for 4K RAMs

The clocks rate in number 4 are based on the Z80 continually executing the worst case instruction which is an EX (SP), HL that executes in 19 T states. Therefore, by operating the Z80 at or above these clocks frequencies, the user is ensured that the dynamic memories in the system will be refreshed properly.

Remember to refresh memory properly, the Z80 must be able to execute op codes!

DELAY FOR A TYPICAL MEMORY SYSTEM Figure 2. MK4027-4/MK4II6-4




SUPPORT CIRCUITS FOR DYNAMIC MEMORY INTERFACE


Two support circuits are necessary to ensure reliable operation of dynamic memory with the Z80.

The first of these circuits is an address latch shown in Figure 3. The latch is used to hold addresses A_{12} - A_{15} while $\overline{\text{MREQ}}$ is active. This action is necessary because the Z80 does not ensure the validity of the address bus at the end of the op code fetch (see Figure 4). This action does not directly affect dynamic memories because they latch addresses internally. The problem comes from the address decoder which generates $\overline{\text{RAS}}$. If the address lines which drive the decoder are allowed to change while $\overline{\text{MREQ}}$ is low, then a "glitch" can occur on the $\overline{\text{RAS}}$ line or lines (if more than one row of RAMs are used) which may have the effect of destroying one row of data.

The second support circuit is used to generate a power on and short manual reset pulse. Recall from the discussion under Z80 Timing and Memory Con-




RAS TIMING WITH AND WITHOUT ADDRESS LATCH Figure 4.





trol Signals that one of the conditions that will cause dynamic memory to be destroyed is a reset pulse of duration greater than 1ms. The circuit shown in Figure 5a can be used to generate a short reset pulse from either a push button or an external source. Additionally the manual reset is synchronized to the start of an M1 cycle so that the reset will not fall during the middle of a memory cycle. Along with

the manual reset, the circuit will also generate a power on reset.

If it is not necessary that the contents of the dynamic memory be preserved, then the reset circuit shown in Figure 5b may be used to generate a manual or power on reset.







DESIGN EXAMPLES FOR INTERFACING THE Z80 TO DYNAMIC MEMORY

To illustrate the interface between the Z80 and dynamic memory, two design examples are presented. Example number 1 is for a 4K/16Kx8 memory and the example number 2 is a 16K/64Kx8 memory.

Design Example Number 1: 4K/16Kx8 Memory


This design example describes a 4K/16Kx8 memory that is best suited for a small single board Z80 based microcomputer system. The memory devices used in the example are the MK4027 (4,096x1 MOS Dynamic RAM) and the MK4116 (16,384x1 MOS Dynamic RAM). A very important feature of this design is the ease in which the memory can be expanded from a 4Kx8 to a 16Kx8 memory. This is made possible by the use of jumper options which configure the memory for either the MK4027 or the MK4116. See Table 1 and 2 for jumper options.

Figure 6 shows the schematic diagram for the 4K/16Kx8 memory. A timing diagram for the Z80 control signals and memory control signals is shown in Figure 7. The operation of the circuit may be described as follows: RAS is generated by NANDing MREQ with RFSH + ADDRESS DECODE. RFSH is generated directly from the Z80 while address decode comes from the 74LS138 decoder. Address decode indicates that the address on the bus falls within the memory boundaries of the memory. If an op code fetch or memory read is being executed the 81LS97 output buffer will be enabled at approximately the same time as RAS is generated for the memory array. The output buffer is enabled only

during an op code fetch or memory read when ADDRESS DECODE, MREQ, and RD are all low. The switch multiplexer signal (MUX) is generated on the rising edge of Φ after MREQ has gone low during an op code fetch, memory read or memory write. After MUX is generated and the address multiplexers switch from the row address to column address, CAS will be generated. CAS comes from one of the outputs of the multiplexer and is delayed by two gate delays to ensure that the proper column address set-up time will be achieved. Once RAS and CAS have been generated for the memory array, the memory will then access the desired location for a read or write operation.

7404	22ns }	Generate RAS from MREQ
7400	15ns	
	63ns	$\overline{\sf RAS}$ to rising edge of Φ
74S74	10ns	Φ to MUX
74S157	15ns	
7404	22ns }	Generate CAS from MUX
7404	15ns	
^t CAC	165ns	CAS access time
81LS97	22ns	Output buffer delay
	349ns	Worst case access

DESIGN EXAMPLE NO. 1 MEMORY TIMING Figure 7.



The worst case access time required by the CPU for the op code fetch is 450ns (from equation 1); therefore, the circuit exceeds the required access time by 101ns (worst case).

The circuit shown in Figure 6 provides excellent performance when used as a small on board memory. The memory size should be held at eight devices because there is not sufficient timing margin to allow the interface circuit to drive a larger memory array.

Design Example Number 2: 16Kx8 Memory

This design example describes a 16K/64Kx8 memory which is best suited for a Z80 based microcomputer system where a large amount of RAM is desired. The memory devices used in this example are the same as for the first example, the MK4027 and the MK4116. Again as with the first example, the memory may be expanded from a 16Kx8 to a 64Kx8 by reconfiguring jumpers. See Table 3 and 4 for jumper options.

Figure 8 shows the schematic diagram for the 16K/64K memory. A timing diagram is shown in Figure 9. The operation of the circuit can be described as follows: \overline{AS} is generated by NANDing MREQ with ADDRESS DECODE (from the two 74LSI38s) + RFSH. Only one row of RAMs will receive a \overline{RAS} during an op code fetch, memory read or memory write. However, a \overline{RAS} will be generated for all rows within the array during a refresh cycle. \overline{MREQ} is inverted and fed into a TTL compatible delay line to generate MUX and \overline{CAS} . (This particular approach differs from the method used in example number 1 in that all memory timing is referenced to MREQ, whereas the circuit in example number 1 bases its

memory timing from both MREQ and the clock. Both methods offer good results, however, the TTL delay line approach offers the best control over the memory timing.) MUX is generated 65ns later and is used to switch the 74157 multiplexers from the row to the column address. The 65ns delay was chosen to allow adequate margin for the row address hold time t_{RAH}. At 110ns, CAS is generated from the delay line and NANDed with RFSH, which inhibits a CAS during refresh cycle. After CAS is applied to the memory, the desired location is then accessed. A worst case access timing analysis for the circuit shown in Figure 8 can be computed as follows:

74LS14	22ns	
	}	Generate RAS from MREQ
74LS00	15ns	
delay line	50ns _	MUX from RAS
delay line	45ns)	
	· }	CAS delay from MUX
7400	20ns	
^t CAC	165ns -	Access time from CAS
8833	30ns	Output buffer delay
	347ns	
	0-77113	

The required access time from the CPU is 450ns (from equation 1). This leaves 103ns of margin for additional CPU buffers on the control and address lines. This particular circuit offers excellent results for an application which requires a large amount of RAM memory. As mentioned earlier, the memory timing used in this example offers the best control over the memory timing and would be ideally suited for an application which required direct memory access (DMA).

4K x 8 CONFIGURATION(MK4027) JUMPER

Table 1 CONNECT:	J13 to J14	Connect:	J2 to J3	CONNECT:	J14 to J15
ADDRESS 0000-0FFF 1000-1FFF 2000-2FFF 3000-3FFF 4000-4FFF 5000-5FFF	CONNECT J17 to J25 J18 to J25 J19 to J25 J20 to J25 J21 to J25 J22 to J25	v v	J4 to J6 J7 to J8 J9 to J10 J11 to J12	ADDRESS 8000-8FFF 9000-9FFF A000-AFFF B000-BFFF C000-CFFF D000-DFFF	CONNECT J17 to J25 J18 to J25 J19 to J25 J20 to J25 J21 to J25 J22 to J25
6000-6FFF 7000-7FFF	J23 to J25 J24 to J25			E000-EFFF F000-FFFF	J23 to J25 J24 to J25

16K x 8 CONFIGURATION (MK4116) JUMPER CONNECTIONS Table 2

CONNECT:	J1 to J2 J4 to J5	ADDRESS	CONNECT
	J8 to J11	0-3FFF	J17 to J25
	J10 to J13	4000-7FFF	J18 to J25
	J12 to J16	8000-BFFF	J19 to J25
	J14 to J16	C000-FFFF	J20 to J25

16K x 8 CONFIGURATION (MK4027)

Table 3

CONNECT:

J1 to J3 J5 to J6 J7 to J8 J9 to J10 J11 to J12 J13 to J14

ADDRESS: CONNECT:	0-3FFF J24 to J25	ADDRESS: CONNECT:	4000-7FFF J16 to J17	ADDRESS: CONNECT:	8000-BFFF J40 to J41	ADDRESS: CONNECT:	J32 to J33
	J26 to J27 J28 to J29		J18 to J19 J20 to J21		J42 to J43 J44 to J43		J34 to J35 J36 to J37
	J30 to J31		J22 to J23		J46 to J47		J38 to J39

64K x 8 CONFIGURATION (MK4116)

Table 4

CONNECT:	J1 to J2	ADDRESS: 0-FFFF
	J4 to J5	CONNECT: J32 to J33
	J8 to J11	J34 to J35
	J10 to J13	J36 to J37
	J12 to J15	J38 to J39
	J14 to J15	


SYSTEM PERFORMANCE CHARACTERISTICS

Table 5


The system characteristics for the preceding design examples are shown in Table 5.

EXAMPLE #	MEMORY CAPACITY	MEMORY ACCESS	POWER REQUIREMENTS
1	4K/16Kx8	349ns max.	+12V @ 0.0250 A max. +5V @ 0.422 A max.* -5V @ 0.030 A max.
2	16K/64K×8	347ns max.	+12V @ 0.600 A max. +5V @ 0.550 A max. * -5V @ 0.030 A max.

^{*}All power requirements are max.; operating temperature 0° C to 70° C ambient, max +12V current computed with Z80 executing continuous op code fetch cycles from RAM at 1.6 μ s intervals.



FOR JUMPER OPTIONS SEE TABLES 3 AND 4



PRINTED CIRCUIT LAYOUT


One of the most important parts of a dynamic memory design is the printed circuit layout. Figure 10 illustrates a recommended layout for 32 devices. A very important factor in the P.C. layout is the power distribution. Proper power distribution on the VDD and VBB supply lines is necessary because of the transient current characteristics which dynamic memories exhibit. To achieve proper power distribution, VDD, VBB, VCC and ground should be laid out in a grid to help minimize the power distribution impedance. Along with good power distribution, adequate capacitive bypassing for each device in the memory array is necessary. In addition to the individual by-passing capacitors, it is recommended that each supply (VBB, VCC and VDD) be bypassed with an electrolytic capacitor 20µF.

By using good power distribution techniques and using the recommended number of bypassing capacitors, the designer can minimize the amount of noise in the memory array. Other layout considerations

are the placement of signal lines. Lines such as address, chip select, column address strobe, and write should be bussed together as rows; then, bus all rows together at one end of the array. Interconnection between rows should be avoided. Row address strobe lines should be bussed together as a row, then connected to the appropriate RAS driver. TTL drivers for the memory array signals should be located as close as possible to the array to help minimize signal noise.

For a large memory array such as the one shown in design example number 2, series terminating resistors should be used to minimize the amount of negative undershoot. These resistors should be used on the address lines, $\overline{\text{CAS}}$ and $\overline{\text{WRITE}}$, and have values between 20 Ω to a 33 Ω .

The layout for a 32 device array can be put in a $5^{\prime\prime}$ x $5^{\prime\prime}$ area on a two sided printed circuit board.



4MHz Z80 DYNAMIC MEMORY INTERFACE CONSIDERATIONS

A 4MHz Z80 is available for the microcomputer designer who needs higher system throughput. Considerations which must be faced by the designer when interfacing the 4MHz Z80 to dynamic memory are the need for memories with faster access times and for providing minimum RAM precharge time. The access times required for dynamic memory interfaced to a 4MHz Z80 can be computed from equations 1 and 2 under Z80 Timing and Memory Control Signals.

Access time for op code fetch for 4MHz Z80, let: $t_C = 250 \text{ns}$; $t_D L \overline{\Phi} \text{ (MR)} = 75 \text{ns}$; $t_s \overline{\Phi} \text{ (D)} = 35 \text{ns}$ then: t_{ACCESS} OP CODE = 265 ns Access time for memory read for 4MHz Z80, let: $t_C = 250 \text{ns}$; $t_D L \overline{\Phi} \text{(MR)} = 75 \text{ns}$; $t_S \overline{\Phi} \text{ (D)} = 50 \text{ns}$ then: t_{ACCESS} MEMORY READ = 375 ns

The problem of faster access times can be solved by using 200ns memories such as the MK4027-3 or MK4116-3. Depending on the number of buffer delays in the system, the designer may have to use 150ns memories such as the MK4027-2 or MK4116-2. The most critical problem that exists when interfacing dynamic memory to the 4MHz Z80 is the RAM precharge time (trp). This parameter is called tw(MRH) on the Z80 and can be computed by the following equation.

(4) $t_{W(RH)} = t_{W(\Phi H)} + t_{f-20ns}$ let: $t_{W(\Phi H)} = 110ns$; $t_{f} = 5ns$ then: $t_{W(MRH)} = 95ns$

A tw(MRH) of 95ns will not meet the minimum precharge time of the MK4027-2 or MK4116-2 which is 100ns. The MK4027-3 and MK4116-3 require a 120ns precharge. Figure 11 shows a circuit that will lengthen the tW(MRH) pulse from 95ns to a minimum of 126ns while only inserting one gate delay into the access timing chain. Figure 12 shows the timing for the circuit of Figure 11. The operation of the circuit in Figure 11 can be explained as follows: The D flip flops are held in a reset condition until MREQ goes to its active state. After MREQ goes active, on the next positive clock edge, the D input of U1 and U2 will be transferred to the outputs of the flip flops. Output QA will go high if M1 was high when Φ clocked U1. Output QB will go low on the next positive going clock edge, which will cause the output of U3 to go low and force the output of U4, which is RAS, high. The flip flops will be reset when MREQ goes inactive.

The circuit shown in Figure 11 will give a minimum of 126ns precharge for dynamic memories, with the Z80 operating at 4MHz. The 126ns tw(MRH) is computed as follows.

 $\begin{array}{ll} 110 ns & t_W(\Phi\,H) - clock \ pulse \ width \ high \ (min) \\ 5 ns & t_F - clock \ full \ time \ (min) \\ 20 ns & t_{DL}\overline{\Phi}_{(MR)} - MREQ \ delay \ (min) \\ -9 ns & 74S74 \ delay \ (min) \\ \hline \\ 126 ns & t_{W(MRH)} \ modified \ (min) \\ \end{array}$

4MHz Z80 PRECHARGE EXTENDER FOR DYNAMIC MEMORIES Figure 11.





Figure 12





APPENDIX

MEMORY TEST ROUTINE

This section is intended to give the microcomputer designer a memory diagnostic suitable for testing memory systems such as the ones shown in Section VI.

The routine is a modified address storage test with an incrementing pattern. A complete test requires 256₁₀

passes, which will execute in less than 4 minutes for a 16Kx8 memory. If an error occurs, the program will store the pattern in location '2C'H and the address of the error at locations '2D'H and '2E'H.

The program is set up to test memory starting at location '2F'H up to the end of the block of memory defined by the bytes located at 'OC'H and 'OD'H. The test may be set up to start at any location by modifying locations '03'H - '04'H and '11'H - '12'H with the starting address that is desired.

```
MXRTS LISTING
                                                                     PAGE
                                                                             0001
                   STMT SOURCE STATEMENT
LOC
      OBJ CODE
                   0001 ;TRANSLATED FROM DEC 1976 INTERFACE MAGAZINE
                   0002;
                   0003 ; THIS IS A MODIFIED ADDRESS STORAGE TEST WITH AN
                   0004 ; INCREMENTING PATTERN
                   0006 ;256 PASSES MUST BE EXECUTED BEFORE THE MEMORY IS
                   0007 ; COMPLETELY TESTED.
                   0008;
                   0009 ; IF AN ERROR OCCURS, THE PATTERN WILL BE STORED 0010 ; AT LOCATION '002C'H AND THE ADDRESS OF THE
                   0011 ; ERROR LOCATION WILL BE STORED AT '002D'H AND
                   0012 ;'002E'H.
                   0013;
```

MEMORY TEST ROUTINE (Cont'd.)

```
0014 ; THE CONTENTS OF LOCATIONS 'OOOC'H AND '001D'H
                   0015 ; SHOULD BE SELECTED ACCORDING TO THE FOLLOWING
                   0016 ; MEMORY SIZE TO BE TESTED
                   0017;
                   0018 ; TOP OF MEMORY TO
                   0019 ; BE TESTED
                                                            VALUE OF EPAGE
                   0020 :
                   0021;
                                4 K
                                                                     '10'H
                   0022 ;
                                8 K
                                                                     '20'H
                   0023;
                               16 K
                                                                     '40 'H
                   0024 ;
                               32K
                                                                     .80.H
                   0025;
                               48K
                                                                    'CO'H
                   0026;
                              64 K
                                                                     'FF'H
                   0027 ;
                   0028 ; THE PROGRAM IS SET UP TO START TESTING AT
                   0029 ; LOCATION '002F'H. THE STARTING ADDRESS FOR THE
                   0030 ; TEST CAN BE MODIFIED BY CHANGING LOCATIONS
                   0031 ;'0003-0004'H AND '0011-0012'H.
                   0032;
                   0033 ; TEST TIME FOR A 16K X 8 MEMORY IS APPROX. 4 MIN
                   0034 ;
0000
                   0035
                                  ORG
                                        0000H
0000
       0600
                   0036
                                  LD
                                        B,0
                                                   ; CLEAR B PATRN MODIFIER
                   0037 : LOAD UP MEMORY
0002
       212F00
                   0038 LOOP:
                                        HL,START
                                 LD
                                                   GET STARTING ADDR
0005
       7 D
                   0039 FILL:
                                  LD
                                        A,L
                                                   ; LOW BYTE TO ACCM
0006
       AC
                   0040
                                 XOR
                                        Н
                                                   ;XOR WITH HIGH BYTE
0007
                   0041
       A 8
                                 XOR
                                                   :XOR WITH PATTERN
8000
       77
                   0042
                                 LD
                                        (HL),A
                                                   STORE IN ADDR
                                 INC
0009
       23
                   0043
                                        ΗL
                                                   ;INCREMENT ADDR
AOOC
       7C
                   0044
                                 LD
                                        A,H
                                                   :LOAD HIGH BYTE OF ADDR
000B
                   0045
                                        EPAGE
       FE10
                                 CP
                                                   ; COMPARE WITH STOP ADDR
000D
       C20500
                   0046
                                 JP
                                        NZ,FILL
                                                   ; NOT DONE, GO BACK
                   0047 ; READ AND CHECK TEST DATE
0010
                   0048
       212F00
                                 LD
                                        HL, START ; GET STARTING ADDR
0013
       7 D
                   0049 TEST:
                                 LD
                                        A,L
                                                   ; LOAD LOW BYTE
0014
       AC
                   0050
                                 XOR
                                                   ; XOR WITH HIGH BYTE
0015
       8 A
                   0051
                                 XOR
                                                   ;XOR WITH MODIFIER
0016
       ΒE
                   0052
                                        (HL)
                                 CP
                                                   ; COMPARE WITH MEMORY LOC
0017
       C22500
                   0053
                                 JΡ
                                        NZ,FXIT
                                                   ; ERROR EXIT
001A
       23
                   0054
                                 INC
                                                   ; UPDATE MEMORY ADDRESS
                                        ΗL
                                        A,H
001B
       7C
                   0055
                                 LD
                                                   ;LOAD HIGH BYTE
001C
       FE10
                   0056
                                 CP
                                        EPAGE
                                                   ; COMPARE WITH STOP ADDR
001E
       C21300
                   0057
                                 JP
                                        NZ, TEST
                                                   ;LOOP BACK
0021
       04
                   0058
                                 INC
                                                   :UPDATE MODIFIER
```

LOC	OBJ CODE	STMT SOURCE	MXRTS LISTING STATEMENT	PAGE 0002
0022	C30200	0059 0060 ;ERROR	JP LOOP	;RST WITH NEW MODIFIER
0025	222000	0061 FXIT:		SAVE ERROR ADDRESS
3028	322C00	0062		;SAVE BAD PATTERN
002B	76	0063	HALT	; FLAG OPERATOR
002C		0064 PATRN:	DEFS 1	
002D		0065 BYTE:	DEFS 2	
002F	2F00	0066 START:	DEFW \$	
		0068 EPAGE: 0069	EQU 10H END	;SET UP FOR 4K TEST

MOSTEK

A TESTING PHILOSOPHY FOR 16K DYNAMIC MEMORIES

By ROBERT W. OWEN

Testing

Today several semiconductor manufacturers are moving 16384 bit dynamic MOS memories into volume production. The circuit will be the most costeffective method of providing medium performance, large capacity randomly accessible data storage over the next several years and will in all likelihood be shipped in larger volume to more users than has any previous memory chip. This burgeoning market will confront many engineers with the problems of performing comparative evaluations, writing incoming device tests, system and diagnostic tests, and field troubleshooting and repair of memory systems containing many 16K chips. A thorough understanding of the device permits the engineer to evaluate the adequacy of manufacturers' outgoing screens and, if necessary, to institute efficient incoming tests which comprehend the differences or shortcomings in the individual designs or outgoing test procedures.

Since the 16K has established the state-of-theart in MOS design and processing at this point in time, the test sequences utilized must be carefully considered to keep test times to a reasonable minimum while at the same time adequately screening out marginal devices. The testing considerations themselves are applicable to earlier 1K and 4K circuits as well; the penalties for inadequacy are greater.

A brief description of manufacturing test procedures which relate ultimately to the quality and reliability of the memory chip would include characterization tests, in which the processing constraints and operating limits of a specific design are determined: reliability tests, which subject production lots to abnormal stresses in order to convert latent defects into failures prior to the final test; and the final test itself in which the manufacturer must always tread a thin line between test throughput (minimum test cost per device) and thoroughness. The quality of these tests varies from manufacturer to manufacturer and is manifested in the quality of their shipped product. Good design and quality processing are not enough, alone, to guarantee reliability; they must always be augmented by adequate testing.

BASIC CONSIDERATIONS

The storage element in all 16K RAMs is an MOS capacitor with data transfer and isolation controlled by a single transistor. This is the well known single

transistor (IT) cell, used for the first time in the 4K memory devices which have been available for several years. The small size of the cell (about 0.7 mil² when fabricated in the double level polysilicon process) is sufficient inducement that the disadvantages are tolerated by the designer. Read-out is destructive, requiring an internal restore operation after each read. Available signal levels are dictated by the ratio of cell to digit line capacitance and are on the order of one to two hundred millivolts. Charge storage is of course dynamic in nature, since the charge stored on the capacitor will eventually leak off.

Storage time is an intrinsic device parameter; refresh time (more properly refresh interval) is a timing parameter which specifies the maximum allowable interval separating two operations on the same storage location which will re-establish the full charge on a partially-decayed high level.

The storage time of any dynamic MOS RAM may be expressed by the empirical equation

tSTORAGE = A exp (-BT)

where

T is junction temperature in °C

B is a variable relating the magnitude of the generation-recombination current to the junction temperature (units of $1/^{\circ}C$)

and

A is a scaling constant reflecting such variables as junction area, bulk defect density, and sense amplifier design.

Note that the term "B" in the equation is not a constant. Conventionally it is assumed that the storage time doubles for every 10 °C decrease in junction temperature, which is equivalent to assuming that B = 0.069. Data shows that a typical value for B is 0.055, but that it does in fact vary at least 30% from this typical value. This equation is graphed in Figure 1 for several different values of B, arbitrarily assuming a minimum storage time of 2 milliseconds at $T_J = 100$ °C. The storage time at $T_J = 25$ °C for this hypothetical device will lie somewhere between 50 milliseconds and 381 milliseconds. If room temperature testing is to be attempted, the refresh interval would have to be set at 381 milliseconds, since any lesser value would not guarantee 2 milliseconds at 100° C. The devices which failed such a test would not necessarily be failures at 2 ms, 100°C, and would therefore have to be rescreened at the 100°C temperature. The efficiency of this procedure depends upon the number of good devices found by the first screen, but in general the number of units requiring a second test is so great that the first screen may as well be eliminated in favor of a 100% screen at the maximum junction temperature.

Storage time is of course not the only parameter of interest. Other parameters which need to be verified over the temperature range include access time, power dissipation, and input/output levels. Access time and power dissipation are functions of transistor gain. Gain is temperature dependent through carrier mobility and is about 25% lower at 100°C than at 0°C. Access time is therefore worstcase at elevated temperatures. The memory will dissipate more power at low temperature, although much of the power required is capacitive and therefore frequency rather than temperature related. Signal levels are functions of transistor threshold voltage, which decreases about two millivolts for every 1°C increase in temperature. Input high levels and output high and low levels are normally worstcase at low temperature and must be guardbanded if tested only at high temperature. (One 16K RAM, the MOSTEK MK 4116, utilizes an integrated reference voltage for address and data inputs which removes the threshold voltage dependence and therefore the temperature dependence of these inputs.) As will be discussed later, a few timing parameters become worst-case as the memory becomes faster, and need to be guardbanded if testing only at high temperature. On balance, however, due primarily to the extreme variation of storage time with temperature, it is most practical to conduct tests at the maximum junction temperature only and guardband non-worst-case parameters.

The two junction temperatures singled out in Figure 1 were not chosen at random. The equation describing temperature rise over an ambient is

$$TJ - TA = \triangle T = \theta_{JA}PD$$

where

 θ JA is the junction to ambient thermal resistance (for 16 pin ceramic DIP mounted in a socket on a double-sided PC board, the most widely accepted value is 70° C/watt)

and

PD is the power dissipation of the device under the conditions of interest.

To calculate $\ \Delta \, \text{T},$ assume the following specified values:

$$I_{DD}$$
 (ACTIVE) = 35 MA
 I_{DD} (STANDBY) = 1.5 MA
 V_{DD} (MAXIMUM) = 13.2V
 t_{cycle} = 375 ns

and assume that the refresh test is conducted by writing 16384 bits at the 375 ns cycle rate, pausing in the standby condition for the refresh interval, then reading all bits again at 375 ns. The rise in junction temperature can now be calculated:

trefresh = 2ms; duty factor (DF) =
$$\frac{2(16384)375ns}{2(16384)375ns + 2ms} = 0.86$$

$$\Delta T = \theta_{JA} (P_{D} ACTIVE (DF) + P_{D} STANDBY (1 - DF))$$

$$= 70 °C/W (0.035 (13.2) 0.86 + 0.0015 (1 - 0.86))$$

$$= 28 °C$$

$$t_{REFRESH} = 381ms; duty factor (DF) =
$$\frac{2(16384)375ns}{2(16384)375ns + 381ms} = 0.03$$

$$\Delta T = 70 °C/W (0.035 (13.2) 0.03 + 0.0015 (13.2) (1 - 0.03))$$


$$= 2.3 °C$$$$

The junction temperature of a device executing a 381 ms refresh test at $T_A = 25\,^{\circ}$ C would rise only 2.3 degrees to 27.3 $^{\circ}$ C, while the same device executing a 2ms refresh test at $T_A = 70\,^{\circ}$ C would have a junction temperature of 98 $^{\circ}$ C.

Strictly speaking, the foregoing calculations are true only if the refresh test in question is run in a continuous mode allowing the junction temperature to stabilize. The thermal mass of the device is not negligible; in fact $\,\theta_{\rm JA}$ is a function of time and has a time constant of approximately 60 seconds in most test situations. Much of the effectiveness of the N² test patterns can be attributed to higher junction temperatures due simply to the test length. An N² pattern, with N equal to 16384 and a cycle time of 375ns, requires 100 seconds. The value of $\theta_{\rm JA}$ after 100 seconds of testing is about 80% of its final

STORAGE TIME VS JUNCTION TEMPERATURE





value. The junction rise for PD = 462 milliwatts is

$$\Delta T = \theta_{JA} P_{D} = (0.8) (70^{\circ} \text{ C/W}) (.462) = 26^{\circ} \text{ C}$$

and this rise has occurred during the test. The storage time of the device may be reduced by as much as a factor of 6 and the device speed is approximately 10% less. These benefits can of course be attained without resorting to the use of N² patterns by precalculating the final junction temperature and setting the temperature chamber accordingly. This approach is common but not without its pitfalls. If the construction of the test chamber is such that heat is maintained throughout the test, the self-heating must be considered; if the device is held in an elevated ambient prior to the test, then removed and inserted into the test socket, the combined effects of heat loss in the socket and self-heating during the test must be characterized.

An accurate method for measuring junction temperature uses the device itself as a temperature reference. All signal inputs connect to pn+ diodes which may be calibrated by utilizing the fact that if diode current is held constant, diode voltage is linearly proportional to temperature. Calibrate an input on a reference device by stabilizing the device at an accurately measured reference temperature. injecting a constant current, and measuring the diode drop (from the input to the VBB pin). When this has been performed at several temperatures a calibration curve of diode voltage versus temperature may be constructed and the device used to measure unknown temperatures by injecting current, measuring the diode voltage, and referring to the calibration chart. The procedure requires care, but once calibrated the device is capable of profiling heat loss at the test site or junction temperature rise during operation with great accuracy. Several hints: a good value for the current is 100 µA; the voltage measurement requires millivolt accuracy; the measurement cannot be made while the device is operating because of noise in the substrate (operate the device, then switch out the functional inputs and switch in the measurement circuitry). Each device must be calibrated separately since the magnitude and slope of the relationship varies.

RELIABILITY TESTING

Although the user may not resort to reliability screening himself, relying solely on the manufacturer to choose appropriate tests and apply them wisely, he should be familiar with the basic failure mechanisms

and methods employed to screen them out prior to shipment.

Published data on 4K and 16K silicon gate MOS memories (1)(2) indicate that two failure mechanisms account for between 50% and 85% of all reported RAM failures. These two mechanisms, oxide defects and defects caused by foreign contamination, vary in the type of screen required for elimination.

Oxide defects are imperfections in the SiO2 gate oxide introduced during the manufacturing process which can rupture when subjected to an electrical field for some period of time. This failure mode may be screened by subjecting all devices to an overvoltage stress; the effectiveness of the screen is directly dependent upon the field intensity, hence the voltage applied, and to a lesser degree on time. One screen employed by several manufacturers subjects the RAM to an operational test in which the magnitude of the supply voltages is increased by approximately 50% over nominal. This may occur in the testing prior to burn-in, at the burn-in itself, or in the final test prior to shipment. If the overstress occurs at the burn-in itself it may last for 12 to 24 hours, while an overstress during a functional test sequence normally would last less than one second. A commonly-accepted rule of thumb is that the effectiveness of the oxide defect screen varies with E 4 t. A 24 hour burn-in would, according to this rule, be about 17 times as effective as a one-second test assuming both were run at the same voltage, however, increasing the voltage (field strength E) by 50% increases the efficiency of the screen by the same 50%. Clearly the overvoltage screen is necessary; it is incumbent upon the manufacturer to perfrom such a screen himself as it is doubtful he would authorize the user to stress the RAM beyond the data-sheet limits.

The second large category of failures are those caused by contamination of the device by some mobile impurity ion such as sodium. These impurities can move under applied voltage and temperature conditions to some point in the circuit where they can alter the threshold voltage of the MOS transistor. For an N channel 16K memory, the threshold voltages will be lowered if the contaminant is a positive ion and failures can occur either on normal transistors or on spurious field oxide transistors. This failure mode is widely known and reported, and is accelerated by thermal stress. The rate of acceleration is predicated by the equation (3),

$$R = R_0 \exp(-\frac{E_A}{KT_k})$$

where

R is reaction rate

Ro is a constant

 E_A is activation energy in electron volts (eV) K is Boltzmann's constant (8.63 x 10⁻⁵ eV/oK)

 T_{k} is temperature in degrees Kelvin (OK).

The activation energy for contamination-related failures is approximately 1.0 eV, and therefore such failures are subject to removal by high-temperature burn-in, and most manufacturers perform an operating burn-in at 125°C for some number of hours (normally 12 - 24 hours) to reduce the incidence of field failures. On the other hand, the acceleration rate for gate oxide failures is reported to be between 0.1 – .05 eV and the high-temperature screen would be marginally effective for gate oxide defects.

At least one manufacturer has combined the overvoltage and high temperature screens and is currently subjecting all 16K RAM's to a 24 hour burn-in at 125 °C with the device power supplies at 50% overvoltage (+18 v, -7 v). Here again, such testing is properly done by the manufacturer, but the user should satisfy himself as to the adequacy of the reliability screens performed by the various manufacturers.

Reliability can be greatly impacted by proper design techniques. As an example, consider the equation given for thermal acceleration of failures. Rewriting the equation to allow a comparison of reaction rates at two different temperatures T_{k1} and T_{k2} , we have:

$$\frac{R_1}{R_2} = \exp\left(-\frac{E_A}{K}\left(\frac{T_{k2} - T_{k1}}{T_{k1}T_{k2}}\right)\right).$$

Now the effect of power dissipation upon reliability can be evaluated. For two 16K RAMS, one dissipating 900 milliwatts and one dissipating 450 milliwatts while operating at $T_A = 70^{\circ} C$,

$$T_{J1} = 70^{\circ}C + (70^{\circ}C/W) (0.900 \text{ W}) = 133^{\circ}C$$

 $T_{J2}(= 70^{\circ}C + (70^{\circ}C/W) (0.450 \text{ W}) = 101.5^{\circ}C$

and assuming that $E_A = 1 \text{ eV}$,

$$\frac{R_1}{R_2} = \exp\left(-\frac{1}{8.63 \times 10^{-5}} \left(\frac{133 - 101.5}{(133 + 273)(101.5 + 273)}\right)\right)$$

$$\frac{R_1}{R_2} = 0.097$$

which predicts a failure rate for the 900 milliwatt device of about 11 times that of the 450 milliwatt device, due to the 31.5° C difference in junction temperature.

MULTIPLEXED DEVICES

All 16K devices announced to date have followed the pinout and address multiplexed architecture pioneered by MOSTEK for their 4K RAM in 1973. The reduction in number of address lines from 14 to 7 (for the 16K) is bought at the expense of a more complex cycle with more timing parameters⁽⁴⁾.

Some of these parameters must be examined in detail, as a proper understanding of their interrelationship is necessary. The timing diagram of Figure 2 shows the timing parameters necessary for standard write and read operations. The data output signal is shown for both the MOSTEK and Intel designs.

Three clocks, \overline{RAS} (Row Address Strobe), \overline{CAS} (Column Address Strobe) and \overline{WRITE} , must be provided along with seven multiplexed address lines and the DIN (data in) if the memory is to execute a write cycle. Most of the testing difficulties arise from the relationship of \overline{RAS} to \overline{CAS} , from the relationships of the addresses to \overline{RAS} and \overline{CAS} , and from the relationships of the addresses to \overline{RAS} and \overline{CAS} , and from \overline{CAS} to the DOUT (data output).

RAS initiates the cycle by going from the high state to the low state. It must have remained high long enough for internal nodes to be precharged to a known initial state prior to initiation of a new cycle; if the parameter tRP is violated (made too short) internal clocks, address buffers, decoders, and sense amplifiers are not adequately initialized. Once RAS goes low it must remain low long enough (tRAS) for the selection of the accessed cells, sense operation, and restoration of the destroyed data (the 1T cell reads out destructively). When RAS goes low it clocks in the seven row addresses if the row address setup and hold specifications (tASR and tRAH) have been met. For the Intel design, if CAS is low when RAS goes low, a refresh-only operation is initiated; for the MOSTEK design, CAS may be low at the RAS transition (may in fact stay low for some time after the RAS transition since the parameter tCRP is negative) without prejudicing the new cycle, which may be either a read or write cycle. The Intel ability to perform a 64 cycle refresh hinges on this timing parameter. If RAS finds CAS low, the most significant row address bit along with all column address bits are ignored. This causes the selection of one row in each 8K half of the array and activation of all 256 sense amplifiers. Refresh may then be performed as though the array were organized as 64 rows by 256 columns. For the MOSTEK part, and for the Intel part if RAS finds CAS high, refresh must be performed on all 128 rows.


CAS is used to clock the column addresses, select one of the 128 active sense amplifiers and transfer its data to the output in a read or read/write cycle. The high to low transition of CAS latches the column addresses if the column address setup and hold specifications (tASC and tCAH) have been met. To prevent the RAS to CAS timing from intruding into the access time specification, 16K designs allow CAS to go active as soon as the row address hold time has been met and the column address is established on the address inputs. In fact, a negative specification on the column address setup allows switching CAS low even during the multiplex time. This negative specification becomes harder to meet as the part becomes faster (higher VDD, lower

temperature) and in any event is one of the more trying parameters to test, since the slowest of the seven address signals (with respect to $\overline{\text{CAS}}$) determines the actual value of tasc. Even though $\overline{\text{CAS}}$ can go negative at trah, it is not required to do so until somewhat later in the cycle. The latest time for the $\overline{\text{CAS}}$ transition with respect to $\overline{\text{RAS}}$ is given by the parameter trace (max) — note that trace (min) equals the row address hold time trah. The parameter trace (max) is actually a pseudo-limitation, since the only effect of exceeding trace (max) is to extend the access time specification (actually the row access) trace by the actual value of trace minus trace (max).

Manufacturers are willing to live with the limitations posed by the negative value for column address setup time in order to provide a more usable part. The amount of time available to the user to switch his multiplexer without artificially delaying \overline{CAS} and thereby degrading access time is simply the value of the maximum allowable \overline{RAS} to \overline{CAS} delay minus the required row address hold time, minus the required column address setup time (Multiplex time = tRCD (max) - tRAH -tASC). If tASC is a negative number it adds to rather than decreases the multiplex time. In order to guarantee this specification, the

TIMING DIAGRAM

Figure 2



KEY PARAMETERS OF CURRENTLY AVAILABLE 16K RAMS Figure 3

MANUFACTURER	INTEL	MOSTEK
PART NUMBER	2116-2	4116-2
RAS ACCESS	200 ns	150 ns
CAS ACCESS	125 ns	100 ns
MULTIPLEX TIME	40 ns	40 ns
PRECHARGE TIME	75 ns	100 ns
NUMBER OF REFRESH CYCLES	64 or 128	128
NUMBER OF SENSE AMPS	256	128
DIE AREA	33930 mils ²	22330 mils ²
V _{DD} TOLERANCE	± 10%	± 10%
I _{DD} CURRENT (MAXIMUM)	69 mA	35 mA
POWER DISSIPATION (MAXIMUM)	911 mW	462 mW

manufacturer must place a minimum access time requirement on his testing — that is, parts which are too <u>fast</u> must be rejected, as they will not meet the negative t_{ASC} specification. It is to be expected that as faster 16K designs become available, this negative parameter will become smaller, or possibly will go to zero.

In addition to clocking the column addresses, CAS controls the state of the data output. The MOSTEK version open-circuits the output with the low to high transition of CAS. Intel uses the high to low edge of CAS for the same purpose. This allows compatibility with the earlier 4K designs which also used the high to low edge of CAS. The 4K's have, however, an extra chip select input which can be used in conjunction with RAS and CAS to deselect the output. With the Intel 16K the only way to guarantee a deselected output is to insert an extra cycle which leaves RAS high while clocking CAS. MOSTEK overcomes this difficulty by unlatching the output with the rising edge of CAS. This makes the output state independent of the previous cycle and eliminates the need for the "CAS-only" deselect cycle. If the MOSTEK part is operated in a minimum cycle with RAS and CAS going high at the same time, the output is only valid for the deselect time (toff) plus the amount that the speed of the actual device exceeds the specified speed (if any). To overcome this difficulty, MOSTEK allows the user to leave CAS low while RAS goes into precharge, thereby prolonging the output and, incidentally, adding the second major timing difference, that of the state of CAS when RAS goes low, which was discussed earlier.

CHIP ARCHITECTURE AND CELL LAYOUT


The architecture of the chip can have a direct bearing on the types of tests which should be conducted, as can the layout of the storage cell. Precise details are difficult to acquire as most manufacturers consider them proprietary. Interest in the 16K has prompted the generation of several articles and papers which give some details useful in testing considerations⁽⁵⁾⁽⁶⁾⁽⁷⁾. Figure 4 gives a gross overview of two chip architectures which nevertheless provide some useful information.

The most obvious difference is in the division of the 16K array into two 8K halves serviced from the middle by 128 sense amplifiers (MOSTEK MK 4116), or into four 4K quadrants, each pair serviced by 128 sense amplifiers (for a total of 256) from their respective centers (Intel 2116). All other factors being equal, in particular assuming approximately equal cell capacitances (reported by MOSTEK and Intel as 0.04 pF and 0.03 pF, respectively), the extra subdivision on the Intel chip means that the digit lines are only half as long as in the MOSTEK chip

TWO 16K RAM CHIP ARCHITECTURES

Figure 4


203 mils



110 mils

MOSTEK MK 4116

234 mils



145 mils

INTEL 2116

16 ME

SINGLE LEVEL POLYSILICON GATE PROCESS FLOW	DOUBLE-LEVEL POLYSILICON GATE PROCESS FLOW
INITIAL OXIDE/NITRIDE	INITIAL OXIDE/NITRIDE
MASK 1 DEFINES ACTIVE AREA	MASK 1 DEFINES ACTIVE AREA
FIELD OXIDATION	FIELD OXIDATION
GATE OXIDATION	GATE OXIDATION
DEPOSIT POLYSILICON	DEPOSIT POLYSILICON
	MASK 2 DEFINES POLY I
	INSULATING OXIDE
	DEPOSIT POLYSILICON
MASK 2 DEFINES POLY	MASK 3 DEFINES POLY II
PHOSPHOROUS DIFFUSION	PHOSPHOROUS DIFFUSION
INSULATING OXIDE	INSULATING OXIDE
MASKS 3 & 4 DEFINE CONTACTS	MASKS 4 & 5 DEFINE CONTACTS
ALUMINUM	ALUMINUM
MASK 5 DEFINES METALLIZATION	MASK 6 DEFINES METALLIZATION
TOP GLASS	TOP GLASS
MASK 6 OPENS PAD AREAS	MASK 7 OPENS PAD AREAS

and, since signal varies with the ratio of digit line to cell capacitance, that the Intel sense amplifier should have twice the available signal as does the MOSTEK version. Since the digit line halves (or quarters) are precharged during the RAS inactive time (t_{RP}) to (hopefully) equal voltage, and since any difference in the starting values of the digit line voltages subtract directly from the available signal, MOSTEK may be rather more concerned about the precharge time than Intel, and, in fact, the value of t_{RP} for the MOSTEK 150 nanosecond part is specified to be 100 nanoseconds, while the t_{RP} value for the Intel 200 nanosecond part is actually smaller (75 nanoseconds).

On the other hand, the substrate (back of the chip) may be considered a noise collector which couples all areas of the circuit together. Since the clocks and decoders, prime noise generators, are strung along the short diminsion of both chips, a reasonable estimate of the substrate noise would be that it peaks in the center of the short axis, falling to

zero toward the edges. The sense amplifiers in the MOSTEK design are located in the center and would presumably see a balanced noise coupling onto the digit lines, while the Intel sense amplifiers, located at the one quarter and three quarter points, might see more noise coupled onto the digit line quarters near the chip center than on the outer digit line quarters.

Since the sense amplifier naturally inverts one of the digit lines, it would be convenient if the test equipment made provision for exclusive - OR'ing either the most significant row address bit (for the MOSTEK design) or the second most significant row address bit (for the Intel design) with data into and out of the device under test such that a programmed input of all "ones" would be stored by the chip as all "highs". This facility would greatly simplify refresh and disturb tests. Of course, the sense amplifier inversion is logically removed by the chip itself so that it is transparent to the user, but the capability would be extremely useful in a test environment.

Both MOSTEK and Intel have resorted to the double-level polysilicon gate process to reduce the area of the memory cell. The process is basically an extension of the single-level polysilicon gate process common in the semi-conductor industry for years. Figure 5 is a basic comparison of the POLY II process as implemented by MOSTEK, and the standard single level poly process. There is only one additional mask required, plus one extra deposition and one extra oxidation step. Figure 6 depicts a crosssection through the cell and the cell schematic. The transfer gate (POLY II transistor) is used only in the cell; the threshold voltage for this transitor may be adjusted independently of the threshold voltage of the peripheral transistors. The ratio of digit line to cell capacitance is about 20:1 for the MOSTEK design and approximately 13:1 for the Intel.

MK4116 CELL AND CROSS—SECTION




Figure 7 shows the cell layout which with minor variations, is used by both MOSTEK and Intel. The adjacent cells are located either on the same row or on rows separated by one word line and are always on adjacent columns. The first level polysilicon sheet which forms the common capacitor plate for all cells also forms the gate of an MOS field transistor which links neighboring cells. It may therefore be necessary to check for cell to cell interactions due to less than ideal field threshold voltage of this device. Also, the channel length of the transfer gate is determined by the relative alignment of first poly to second. If the misalignment is too great, the threshold voltage of the transfer gate may be reduced due to


short channel effects, making it advisable to check carefully for data loss due to the inability to keep deselected cells from leaking through the transfer gate to the digit line.

TEST PATTERNS

The problem of developing test patterns to test memories for various pattern sensitivities has been extensively reported in the literature (8)(9)(10). More recently, the emphasis has shifted towards analysis of the design and adoption of test sequences which exploit possible weaknesses (11). This approach is necessary if test times for 16K RAM's are to be kept within practical bounds. The following information, although believed to be general, applies specifically to the MOSTEK design.

The 16K RAM is basically a synchronous machine built around a rectangular memory array, the coordinates of which are "rows" and "columns". The synchronous machine provides the timing control for the input latches, row decoder, sense amplifier, column decoder, write circuitry, and output latch. In contrast to earlier, asynchronous RAM's, the 16K nearly always fails digitally. That is, if a problem exists with the input latches, the wrong output will be generated (but not a "late" output which is correct but delayed by, for example, poor input levels). There is no "worst-case" pattern for access time since access time is controlled by the internal clock generators. This greatly simplifies the testing of gross functionality, which must only assure cell uniqueness and output validity over the specified timing and power supply ranges.

On the other hand, the memory array and sense amplifiers must still be checked for pattern sensitivities. Considering the signal detection capabilities of the sense amplifier, and its precharge requirements, a probable "worst-case" pattern for a sense amplifier is a single bit of DATA in a field of DATA. If such a pattern is run in a "row fast" mode, each sense amplifier will be required to perform some number of reads of DATA, a single detection of DATA, and complete the scan reading DATA. If the DATA bit occupies, at some time, each of the locations along the digit line, the ability of the sense amplifier to pick signal out of noise and to remove completely any influence of the preceding cycles on the present cycle will have been checked. Note that this pattern would require only as many scans as there are bits per sense amplifier, and that all columns can be checked simultaneously.



Considering the row select function, noise coupling considerations indicate that here too a worst case pattern might be either a single DATA bit in a field of DATA, or, perhaps, a solid field. Here also the word "field" has a restricted meaning, applying only to all cells connected to a single row select line.

Several patterns check for the above failure modes efficiently; one of particular interest is the 2N3/2 "Moving Diagonal" pattern, which requires 128 write-read scans through the entire array. On the first scan, all bits are written to DATA with the exception of the 128 bits along the major diagonal which are written to DATA. The read scan verifies the correct operation of the array under these conditions. On each succeeding scan, the position of the diagonal of DATA is shifted until, on the 128 scan, it has occupied every possible position in the array. Each cell has once been the only DATA cell in a row and column of DATA. This pattern has proven to be quite effective in screening the 16K RAM.

Refresh tests can be separated into two categories: still and dynamic. Still refresh tests are per-

formed by writing all locations, pausing for the refresh interval with RAS and CAS inactive (high), and reading all cells. The inactive pause allows the cells to leak low but also allows internal nodes which are bootstrapped above VDD by the trailing edge of RAS or CAS to decay so that both the cells and the dynamic periphery are tested. Unfortunately, such a test normally is not worst case for the cell, as noise generated during active cycles can contribute to the loss of data in the cell. The dynamic refresh tests write data into some subset of cell (normally half of the cells) and, during the refresh interval, perform either read or write cycles on the cells not being tested, the intent being to couple charge-degrading noise onto the unaccessed test cells. Both tests are necessary to completely guarantee functionality of the 16K.

During the active portion of a cycle, 127 of the 128 rows are not selected, and must remain at OFF to prevent partial selection of a transfer gate. A test with maximum active time provides greatest opportunity for such partial selection to occur. This test might perform a write scan with minimum precharge times (t_{RP}) and maximum active time (t_{RAS}), followed by a read-modify-write scan under the same basic timing conditions, followed by a read scan to verify the "modify-write" operation. This important test is often overlooked but is in fact worst-case for many of the internal circuits.

For users desiring a basic but adequate test sequence, the above patterns provide a good starting point. Figure 8 summarizes such a sequence which should provide a reasonable degree of confidence in any RAM which passed. Special timing modes and certain timing parameters would be left unchecked, but could be easily added if desired. This test sequence requires (28N + 4N3/2) cycles, of which all but 8N may be at the fastest allowable cycle rate. The 8N are at the slowest allowable cycle rate (maximum cycle length). If the cycle times are 375 nanoseconds and 10 microseconds, respectively, this sequence would execute in just over 4.5 seconds, exclusive of tester overhead and power supply settling times.

TEST DESCRIPTION	DATA PATTERN	FUNCTION	POWER SU VDD	PPLIES V _{BB}	CYCLE COUNT
MAXIMUM CYCLE	DIAGONAL	FUNCTIONALITY	13.2	-4.5	2N (t cyc = 10μ S)
	DIAGONAL		13.2	-5.5	$2N \text{ (t cyc} = 10 \mu \text{S)}$
	DIAGONAL		10.8	-5.5	2N (t cyc = 10 μ S)
	DIAGONAL		10.8	-4.5	2N (t cyc = 10 μ S)
LOAD READ	PARITY and PARITY		10.8	-5.5	2N
			10.8	-4.5	2N
			13.2	-5.5	2N
			13.2	-4.5	2N
LOAD READ	CHECKERBOARD and CHECKERBOARD	BIT INTERACTIONS	10.8	-5.5	2N
			10.8	-4.5	2N
			13.2	-5.5	2N
			13.2	-4.5	2N
MOVING	DIAGONAL	FUNCTIONALITY	10.8	5.5	_{2N} 3/2
DIAGONAL			13.2	-4.5	_{2N} 3/2
DYNAMIC REFRESH	ALTERNATE ROWS	DATA RETENTION	10.8	-5.5	1N + 2 mS
DYNAMIC REFRESH	ALTERNATE ROWS	DATA RETENTION	10.8	-5.5	1N + 2 mS
STILL REFRESH	ALL HIGHS	DATA RETENTION	10.8	-5.5	2N + 2 mS

REFERENCES

MOSTEK 1977 MEMORY PRODUCTS CATALOG, pages VII-1 through VII-15.

Battett, C.R., and Smith, R.C. "Failure Modes and Reliability of Dynamic RAMS", COMPCON Spring 1977 Technical Digest, March 1977, pp. 179-182.

Peck, D.S. and Zierdt, C.R., "The Reliability of Semiconductor Devices in the Bell System", Proceedings of the IEEE, Vol. 62, No. 2, February 1974, pp. 185-211.

Brown, J.R. Jr. "Timing Pecularities of the 16 Pin Multiplexed Address RAM", Burroughs Technical Memorandum, November 1976.

Ahlquist, C.N., et al, "A 16384 — Bit Dynamic RAM", IEEE Journal of Solid-State Circuits, Vol. SC-11, No. 5, October 1976, pp. 570-573.

Schroeder, P.R., and Proebsting, R.J., "A 16K x 1 Bit Dynamic RAM, ISSCC Digest of Technical Papers, February 1977, pp. 12-13.

Kuo, C.K., et al, "16-K RAM Built with Proven Process May Offer High Start-Up Reliability", Electronics, May 13, 1976, pp. 83-86.

Huston, R.E., "Testing Semiconductor Memories", 1973 Symposium on Semiconductor Memory Testing Digest of Papers, October 1973, pp. 27-62.

Feldmann, D., and Healy, J.E., "Probleme bei der Freigabe - und Wareneingangspruefung von Halbleiterspeichern", Elektro-Anzeiger, No. 18, September 24, 1976.

Cocking, J., "RAM Test Patterns and Test Strategy", 1975 Semiconductor Test Symposium, Digest of Papers, October 1975, pp. 1-8.

Foss, R.C., and Harlan, R., "MOS Dynamic RAM—Design for Testability", 1976 Semiconductor Test Symposium, Digest of Papers, October 1976, pp. 9-12

MOSTEK

OPTIMIZED TESTING OF 16K RAMS

By ROBERT W. OWEN

Testing

The new generation of 16K dynamic MOS memories places a much greater burden on the test engineer than did the earlier 1K and 4K designs. The size of the memory means that generalized test sequences which test these devices as black boxes will be far too expensive in terms of test time per device. Even though the semiconductor industry appears to have standardized on one compatible pin-out with the major controversies being decided in favor of 128 cycle refresh and output latch controlled by the column address strobe as in the MOSTEK MK 4116. there are pitfalls for the user who does not appreciate the fact that vendor design and testing differences will result in devices with different characteristics. Test sequences which do not comprehend these differences will not be successful in eliminating marginal devices. Therefore, the test engineer must acquire an in-depth knowledge of each vendor's device and the test sequences utilized must reflect this knowledge.

The following table illustrates graphically the test time penalties paid in moving from 4K to 16K:

	Test times for v	rarious test patterns (375 ns cycle)
	N=4096	N=16384
2N (Load-Read)	3 mS	12 mS
2N ^{3/2} (Moving pattern, row or column ping-pong)	197 mS	1. 6 Sec
2N ² (Ping-pong) GALPAT)	12. 6 Sec	201 Sec

When testing the 4K RAM, the test engineer could treat the device as a black box, generate all address transitions by using N² patterns, and hope for the best. Using such an approach on the 16K would result in a tester throughput of fewer than 400 parts per day.

TEST TEMPERATURE

The single most important decision to be made concerning dynamic RAM testing is test temperature. MOS devices have three basic parameters which are functions of temperature: threshold voltage, carrier mobility, and leakage currents. For N-channel silicon gate processes, threshold voltage is typically 200 millivolts lower at 100°C than at 0°C. Carrier mobility, which relates to transistor gain and therefore to circuit speed, is about 25% lower at 100°C than at 0°C. The effects of these two variables, once charac-

terized for a particular device, may be easily included by adjusting parameters such as input and output levels for the temperature range variations expected. A third variable, leakage current, is more dramatic in its effect on the device.

The refresh time of any dynamic MOS Memory may be expressed by

tREF=Ae-BT

where T is junction temperature in °C

B is a variable relating the magnitude of the generation — recombination current to the junction temperature (units of $1/^{\circ}$ C)

and

A is a scaling constant reflecting such variables as junction area, sense amplifier design, bulk defect density.

Typical values for the variable B range from 0.053/ °C to 0.060/° C implying a temperature behavior in which refresh time is halved for every 11.6 °C to 13.1° C increase in junction temperature.

Testing should be conducted at elevated temperatures in order that this large variation may be tested without having to extrapolate from some non-worst-case temperature. (Since mobility is also worst-case at elevated temperature, most timing parameters are also worst-case at elevated temperatures and need not be guardbanded.)


Most 16K RAMS are specified over the temperature range 0 $^{\circ}$ C to 70 $^{\circ}$ C ambient. The junction temperature T_J depends, however, on the power dissipation (P_D) of the device by the equation

$$T_J = T_A + P_D \theta_{JAX}$$

Where θ JAX is the thermal impedance between the device junction and system ambient. Figure 1 graphs this equation for θ JAX=70 °C per watt (standard 16 pin ceramic dual in line package).

If the device junction temperature is stabilized by using a long warm-up cycle prior to the first test, the proper test temperature is the system ambient temperature. If the test is short enough that the junction temperature does not rise appreciably under test, the proper test temperature is the junction temperature given in Figure 1. For example, a device which dissipates 430 mW must be tested at $T_J=100^{\circ}$ C in order to guarantee functionality at $T_A=70^{\circ}$ C.

JUNCTION TEMPERATURE VS. POWER DISSIPATION




THE MOSTEK MK 4116

The block diagram of the MOSTEK MK 4116 (Figure 2) may be examined for testing implications. Note that the address input buffers are shared while the row and column decoders are independent. An addressing scheme which provides the maximum possible number of bit reversals per cycle will check

for possible interactions due to the previous address. This can be accomplished efficiently in a basic load-read (2N) test by using one of the addressing schemes variously referred to as "address complement", "address select", or "MASEST".

Note further that the data out buffer is timed exclusively by an internal clock generator driven by CAS. There is no reason, then, to search for some test sequence or data pattern which is "worst-case" for the access time. Access time is absolutely determined by clock delays internal to the circuit and is only influenced by influencing these delays. Access time, along with most other timing parameters is worst-case at low VDD (+10.8 volts). VBB has almost no influence on access time.

Still referring to Figure 2, note that there are two 8K sub-arrays split by the sense-refresh amplifiers in the middle and having "dummy cells" at each side. These establish a voltage reference for the balanced sense amplifiers. One of the array halves, therefore, inverts data and will store an input "one" as a <u>low</u> level in the storage cell (a second inversion is performed by the output circuitry so that this internal inversion is not seen at the device terminals). This inversion must be taken into account when performing a refresh test.



The layout of the storage cell in the MK 4116 is shown in Figure 3. This is a conventional one-transistor dynamic storage cell, although implemented by using MOSTEK's double-level polysilicon (Poly IITM) process. The row (word) select lines are metal, eliminating concern over propagation delays down the long 80 mil word lines. Data transfer to and from the cell is through the diffused column (digit) lines. The top plate of the storage capacitor is VDD (first level of polysilicon) which allows charge to be stored in the depleted region beneath this level. Metal word lines contact the second poly level which forms the gate of the transfer device isolating the storage cell from the digit line. The cell is relatively insensitive to variations in the doping level of both first and second poly. In fact, performance of the cell is primarily influenced by junction depth, oxide thickness, and mask geometry, all parameters which tend to remain constant.

MK4116 CELL LAYOUT Figure 3





Figure 4 relates the cell, sense amplifier, and dummy cells. This figure provides a measure of topological information in addition to the electrical schematic. Capacitor-to-capacitor adjacencies in Figure 4 were carefully drawn to reflect the physical relationship of the actual layout.

MK4116 CELL, DUMMY CELL, SENSE AMPLIFIER Figure 4



Because of the cell layout, tests to eliminate bit-to-bit sensitivities need to be considered carefully. The conventional "checkboard" pattern will result in an alternating bit-by-bit data pattern, as usual, but a "vertical bar" pattern consisting of alternate columns of highs and lows will accomplish the same result.

Two neighboring bits which might influence one another may be located on the same row or be separated by one row, but will not be on adjacent rows. Such bits <u>must</u> be on adjacent columns. There is also a topological mapping in the decoder layout which must be considered if rows and columns are to be accessed in a sequential manner.

SENSE AMPLIFIER MARGIN

Sense amp operation is straightforward:

- Digit and Digit lines are precharged high, word lines and the dummy cell are precharged low, and LATCH is precharged high.
- 2. The selected word line turns on to VDD along with the dummy word line accessing the dummy cells in the array half which does not contain the accessed cells. The accessed cells are thus connected via the transfer gates to the digit and digit lines. Charge redistribution between the cells and digit lines causes a voltage drop on the digit line of zero to 0.3 volts if the cell contained a high level (depending on the amount of decay in the cell since the last access), or of about 0.5 volts if the cell was initially low. The dummy cell pulls the digit line down by 0.4 volts.
- Latch is driven to ground allowing the balanced sense amplifier to discharge the digit or digit line, whichever started at the lower voltage.

Accessing a stored low level requires that the digit line be discharged by the cell, whereas accessing a stored high level is accomplished whenever the digit line is relatively undisturbed.

Design and layout of the storage array and sense amplifier is complicated by the presence on critical nodes of noise which adds to or subtracts from signal voltages, causing a data-dependent reduction in overall margin. The data pattern which creates worst-case coupling and smallest margins in the MK 4116 is a solid field of discharged cells.

Insufficient precharge of the sense amplifier, which can arise from several distinct types of processing defects, causes the result of the current cycle to depend upon the preceding cycle. One data pattern which efficiently checks for such failure modes is the "major diagonal" or its extension, the 2N3/2 "moving diagonal". Beginning with a major diagonal of ones in a field of zeroes, each successive pass through the memory moves the diagonal up one

position such that in 128 passes it has occupied every possible position. Each bit has then been the only high in a row and column of low bits.

REFRESH TESTING

Refresh tests may be roughly divided into two subgroups — active and static. Active refresh indicates that the device is continuously operated for the period during which the unaddressed row or rows is allowed to decay.

Such a test provides an opportunity for increased cell leakage, either by sub-threshold conduction through transfer gates whose word line has been driven slightly positive due to noise coupling, by cell to cell leakage if the disturbing cycles are conducted on adjacent cells, or by charge carriers injected into the substrate by some nearby node. On the other hand, a static refresh test in which both RAS and CAS remain inactive for the entire refresh interval allows internally precharged nodes to decay. Such a test insures that, in addition to data being retained for the refresh interval, the peripheral circuits are also functioning after the pause.

If the refresh tests are being conducted at elevated temperatures with a stable junction temperature, the worst voltage corner for refresh is low VDD (10.8 volts) and high VBB (–5.5 volts). If the devices are allowed to self-heat prior to testing, then the high VDD (13.2 volt) corner provides maximum power dissipation, maximum junction temperature, and minimum refresh time. In any event, high VBB results in higher leakage current and shorter refresh times.

VOLTAGE BUMP

For any dynamic RAM whose storage capacitor plate is returned to VDD, a change in VDD between

accesses will couple onto the storage node. For example suppose that a low level is written with VDD low and that the storage node is in fact discharged to zero volts. If before the next access to this cell the VDD level increases, some percentage (typically about 80%) of this increase will couple onto the storage node. The sense amplifier design must allow proper recognition of this level as low and not falsely read this out as a high.

DECODER AND I/O

In addition to functional tests to check for the failure modes just described it is, of course, necessary to verify proper operation of the decoders and the input and output of data. Here no special techniques are required beyond those widely utilized in industry 1K and 4K RAM testing since this functionality may be proven with simple 2N tests. In fact, testing of the MK 4116 with its data output latch controlled exclusively by CAS is much simpler since there is no influence on the current cycle by a previous cycle as is the case for latched output designs. Parametric tests verifying input and output leakage specifications are also identical to that required by 4K devices, although here again the control of data out by CAS simplifies the output leakage measurement.

SUMMARY

Some of the basic failure mechanisms of the MK 4116 have been explained, along with suggested tests which efficiently isolate each mechanism. The only other required tests check the remaining data sheet timing parameters at the specified voltage limits to verify mimimum and maximum values, and are simple load-read patterns. It should be possible to implement a highly effective device screen which takes no longer than 20 seconds per device and still provides high confidence that defective devices will be eliminated.

MOSTEK_®

TERMINAL CHARACTERISTICS OF THE MK4116


Testing

INPUT PROTECTION CIRCUIT

All signal inputs to the MK 4116 have the input protection circuit shown in Figure 1 integrated onto the chip. The purpose of the circuit is to protect the device from damage caused by static voltages that may be encountered during shipping and handling.

INPUT PROTECTIVE CIRCUITRY

Figure 1




 T_1 is a metal gate field transistor having a threshold voltage of approximately 12 volts, and D_1 is a N^+ -P diode whose breakdown is lowered by the presence of a gate electrode at substrate (VBB) potential on the periphery of the diode.

Conventional testing of the electrostatic protection devices using a 50–100 picofarad capacitor charged to some variable potential in the range of 500 to 1000 volts and discharged into the input through a 1K-2K ohm resistor have been performed by MOSTEK and demonstrate that the protection is adequate. Customer tests of the protective devices should be limited to 50 picofarads, 500 volts discharged through a 1K ohm resistor. Exposure to conditions exceeding these may affect reliability of the device.

All power supply inputs (V_{DD} , V_{CC} , V_{SS}) are essentially large area N^+ diffusions to the P-type substrate (V_{RR}).

The functional circuitry for the clock inputs (RAS, CAS, WRITE) looks like:




which is a fairly conventional MOS inverter When determining the input capacitance of any such circuit, the power supplies should be at normal operational levels and, if an AC signal is supplied at the input, the amplitude of this signal should be normal (0-3 volts) to reduce the voltage gain and therefore the Miller capacitance of the input stage.

The input stage for address and data input signals is:

ADDRESS AND DATA INPUTS


Figure 3



where T_A is an internally generated clock and V_{RR} an internally generated reference voltage (approximately one-eighth of V_{DD}). T_A isolates the storage capacitor C_A from the external signal as soon as possible after \overline{RAS} or \overline{CAS} , allowing the applied signal to change during the operation of the internal latch. Note that, if the external signal switches to a level more than one threshold voltage below ground (or has negative undershoot going more than one threshold below ground) the transistor T_2 may turn back on at the improper moment, allowing the discharge of capacitor C_A and resulting in improper operation of the input latch. This is the reason that the V_{IL} of all signals is limited to -1.0 volts in the negative direction.

The data output circuitry is given in Figure 4.

DATA OUTPUT CIRCUITRY



In general, extreme care must be exercised when making measurements on the DOUT that both the transistors of the output stage are turned "OFF". It is sufficient on the MK 4116 (although not on the earlier MK 4027 which has a latched output) to have

VDD and VBB within the normal operating range and the CAS level above 2.7 volts (VIHC). Under these conditions, both transistors will be held "OFF" and leakage measurements may be made on the output pin.

MOSTEK®

ADDRESSING CONSIDERATIONS WHEN TESTING THE MK4116

By ROBERT W. OWEN

Testing

Customer engineers responsible for evaluation and incoming testing of Random Access Memories normally require a description of the internal topology of a device in order to check for "worst case" patterns or to optimize test sequences. This paper will provide such information for the MK 4116 16-kilobit dynamic RAM.

Due to the complexity of the part, this information is not quite so straightforward as in earlier RAMs produced by MOSTEK. It is necessary that the test engineer keep in mind four separate topological alterations:

1. Address Topology

The labels for address pins as given on the MK 4116 data sheet were selected for marketing convenience and do not reflect the internal least significant bit (LSB) to most significant bit (MSB) layout. It is necessary to relabel the seven address lines according to Figure 1.

All references in this paper to a particular address are understood to refer to the actual MK 4116 address, not the data sheet address.

2. Decode Topology

Efficient layout of the row and column decoders results in a scramble of the address inputs which must be observed if, for example, it is required that rows and columns be accessed in a "nearest neighbor" manner. The logic necessary to descramble this decode topology is given in Figure 2. Note carefully that Figure 2 gives addresses in terms of their row (R_{n}) and column (C_{n}) components. The multiplexing of R_{n} and C_{n} such that R_{n} is valid at \overline{RAS} time and C_{n} is valid at \overline{CAS} time produces the address input A_{n} .

3. Data Polarity

Utilization of a balanced sense amp located between rows 6310 and 6410 of the matrix requires that one of the two halves of the matrix invert data (this inversion is comprehended by internal circuitry so that it is

transparent to the user). If it is necessary, for example, to write all 16 kilobits to a charged state, the data polarity of Figure 3 must be observed.

4. Bit Topology

Maximum utilization of silicon real estate required that the matrix layout be done as indicated by Figure 4.

Note that instead of "conventional" layouts which have all cells on the same side of the bit line, the cells of the MK 4116 are laid out in pairs, one on each side of the bit line. Also, in contrast to "conventional" layouts having the transfer gates in one row, the transfer gates associated with one word line in the MK 4116 occur in pairs. one above and one below the (metal) word line. This layout has implications for the test engineer. For example, a data pattern which writes alternate columns to the same data state (called by MOSTEK "VBAR") will perform a check for bit-to-bit shorts as well as the conventional "checkerboard" pattern. The addressing sequences required to perform a "nearest neighbor disturb" are therefore a function of both the decode and the bit topology.


For the sake of completeness, although not strictly necessary, Figure 5 relates the location of inputs and the individual bits to the actual chip.

TRANSFORMATION FROM DATA SHEET PIN NAMES TO MK4116 INTERNAL PIN NAMES Figure 1

PIN NUMBER	MK 4116 DATA SHEET	MK 4116 <u>ACTUAL</u>
13	A ₆	Ao
10	A5	A1
11	A4	Α̈́2
12	A3	A3
7	A1	A4
6	A2	A5
5	A ₀	A ₆

EXTERNAL ADDRESS TRANSFORMATION REQUIRED TO DESCRAMBLE MK4116 INTERNAL DECODER (MULTIPLEXER NOT SHOWN)

Figure 2



are used solely to indicate the logic function "Exclusive — OR" and "NOT", respectively; The above figure is not a suggested implementation of logic.


EXTERNAL TRANSFORMATION NECESSARY TO COUNTERACT THE INTERNAL INVERSION OF DATA WITHIN THE MK4116

Figure 3




NOTE: The same transformation will be required on the D_{OUT} of the MK 4116. This data inversion is transparent to the user and need be considered only in testing of the MK 4116.

NOTE: The logic symbol is used solely to indicate the logic function "Exclusive — OR". The above figure is not a suggested implementation of logic.



The area represented here is physically located in the lower right hand corner of the bottom half array. (See Figure 5)

INTERNAL TOPOLOGY OF THE MK4116 Figure 5



MOSTEK

MK4116 POST BURN-IN FUNCTIONAL TEST DESCRIPTION

Testing

This defines the functional test sequence used by MOSTEK for post burn-in final testing of its 16384 bit dynamic randon-access memory, the MK 4116. The same sequence, with Test No. 4 deleted, is used for the QC audit performed immediately prior to shipment, and for periodic readings during all life test studies performed by MOSTEK. The testers used for all such testing at MOSTEK are Siemens 203 (or an earlier version of the same basic tester, the Computest V200).

The test temperature is an equivalent junction temperature for operation at 70°C continuous still air ambient as calcualted from the equation

$$T_J = T_A + P_D \theta_{JX}$$
.

Any parameter which is not worst-case at the elevated temperature is compensated to account for variation over the 0°C-70°C specified operating temperature range.

All timing edges are set to data sheet limits plus or minus guardband deltas where appropriate; the power supplies are set to the minimum and maximum data sheet limits plus or minus appropriate guardband deltas (with the exception of VCC which

set to the minimum data sheet level only). Input levels are


VIH = minimum data sheet limit minus guardband delta

VIHC = minimum data sheet limit minus guardband delta.

V_{|L} = maximum data sheet limit plus guardband delta.

unless otherwise noted. The output load is as shown in the attached figure.

MOSTEK reserves the right to make changes in this test sequence at any time and without notice.



REASON			This test checks for minimum functionality.	Places maximum field intensity across gate oxides.	This test checks to see if the stress either destroyed or latched up the part.		
DESCRIPTION	Force $-$ 0.7 volts relative to VBB on each pin in turn, and check for a current of 100 μ A or greater on each pin. If a pin fails continuity, High Bias Continuity (Test 2) is attempted.	Force -5.0 volts relative to VBB on each pin in turn, and check for a current of 100 μ A or greater on each pin. If all pins pass this test, the part is rejected as a "high substrate resistance" part.	An address parity data pattern is written into the matrix using a binary addressing sequence (rows fast). The data pattern is immediately read back using the same addressing sequence. The write and read sequences are repeated for data complement.	Multiple runs are made using a procedure the same as Test 3 except that errors are ignored and the voltage between the power supplies is increased.	Same as Test 3	With VBB at the data sheed minimum and VDD at the data sheet maximum, measure IDD (average) while repetitively writing "zero" at location (0,0) at minimum tRC. Reject the part of the measured value exceeds IDD2 (max).	All pins other than VBB are grounded. VBB is biased at $-20~\text{volts}$ through the meter and checked for less than $10~\mu\text{A}$ leakage current.
TITLE	Continuity (low bias)	Continuity (high bias- attempted only if Test 1 fails)	Pre-stress	Stress	Post-stress	IDD operating (average) (IDD1)	Substrate Leakage (IBB2)
TEST NO.		2	м	4	ıo	9	

TEST NO.	TITLE	DESCRIPTION	REASON
œ	Input Leakage (II(L) ⁾	VBB is biased at -5 volts with respect to all other supplies, ground, and the output pin. All inputs are forced to 0 volts and the current measured on each individual input is considered a failure if it exceeds 7 μ A magnitude. 10 volts is then forced sequentially on each input, and the current is again measured to the same fail condition.	
o	IDD Standby	The device is powered up with minimum VBB, maximum VDD, and maximum VCC. The output is left floating and unused inputs are forced to 0 volts. Multiple toggles between 5 volts and 0 volts are applied to RAS and CAS; after toggling RAS and CAS are at 5 volts. The maximum IDD in the standby state is then measured.	
01	Output Leakage (IO(L))	The device is powered up with maximum VDD, maximum VCC, and minimum VBB. Unused inputs are forced to 0 volts. Multiple toggles between 5 volts and 0 volts are applied to RAS and CAS; after toggling, RAS and CAS are at 5 volts. 5.5 volts is connected to the output pin through the meter, and the current is measured against a failure condition of leakage greater than 7μ A. The output pin is then forced to 0 volts and the current is again measured against the same failure conditions.	
11	VBUMP	At minimum VDD and maximum VBB the entire matrix is written to discharge cells. The VDD and VBB supplies are then slewed in the positive direction, and the entire matrix is read for discharge cells.	This test verifies proper sense amp margins for detection of low storage states.
12	Start-up — Address Parity	After powering up all supplies from 0 volts, eight RAS-only cycles at maximum cycle time are executed before the entire matrix is written with complement data using a binary addressing sequence (rows fast). It is then read for complement data, written with true data, and finally read for true data using the same addressing sequence.	This test checks that the internal circuitry is adequately initialized with 8 preliminary cycles.

TEST NO.	TITLE	DESCRIPTION	REASON
5.	TMOD-Diagonal	The entire matrix is written to a background of complement data. Using a binary addressing sequence (rows fast) the matrix is written using cycles with RAS and CAS active pulse widths of 10 µSEC. There is a standby stall executed after each column has been written to finish the refresh limit interval. The matrix is then read using the same length cycles and addressing scheme with no standby stalls. The procedure is repeated for complement data.	This test checks both the ability to write and the validity of the output data at the end of a long active cycle. It checks the ability of the row decoders to hold the row decoders to hold the "OFF" during a long active cycle, and the ability of the sense amplifiers to read a single bit in a field of complement data.
4	YFAST-Rows 0, 63, 64, 127	Using a binary addressing sequence in a column fast mode, the matrix is written with data until the refresh limit interval is reached. At that time each row is refreshed using a single RAS-only cycle. The entire matrix is written, read, written with complement data, and read for complement data is this matter.	This test checks for column decoder noise effects on the sense amps and for the other noise related failure modes.
15	Page Mode-Address Parity	Using a binary addressing sequence (rows fast), the entire matrix is written to a background of zeroes. For the number of page cycles that can be executed during the RAS active time of 10µ seconds, each row is written with true data. A portion of all 128 rows is written read, written with complement data, and read for complement data using page mode. This procedure is repeated for a new set of addresses until the entire matrix has been finished. Finally using a normal cycle binary addressing sequence (rows fast) the entire matrix is read for complement data.	This test checks reading, writing, and duration of page mode operation. It also checks the refresh limit interval.
16	Early <u>CAS</u> , Late <u>Write</u> . Displaced double checker- board	Using a binary addressing sequence (rows fast) throughout this test, the entire matrix is written with complement data, written with true data,	This test checks for the refresh limit during an inactive stall as well as "Early

REASON	CAS" and "Late Write" modes of operation.	This test checks the integgrity of the address latches and decoders using an addressing sequence which generates many transitions on all address inputs.	Checks for address uniqueness.	
DESCRIPTION	read for true data, and written with complement data using normal cycles. Using a late write cycle, the matrix is read for complement data and written with true data in the same cycle. After the entire matrix is written, a standby stall is executed for the refresh limit interval. Using a late write cycle, the matrix is read for true data and written with complement data in the same cycle. Another standby stall for the refresh limit interval follows. The matrix is read for complement data using normal cycles. Finally, the entire matrix is written with true data, read, written with complement data, and read for complement data using cycles with minimum tRCD.	Using a rows fast, complement addressing sequence (address, address complement, address + 1,), the entire matrix is written, read, written with complement data, and read for complement data.	Using a binary addressing sequence (rows fast), the entire matrix is written with true data. The matrix is then scanned by first reading a cell, then writing it with complement data, and finally reading it for complement data before proceding to the next cell location. The memory is scanned again by reading a cell for complement data, then writing it with true data, and finally reading it for true data before proceding to the next cell location. The procedure is then repeated with the addresses complemented during an identical data and data complement sequence.	Same as Test 17.
TITLE		Address Complement Horizontal Bars	March-Ones	March-Checkerboard
TEST NO.		11	18	19

TEST NO.	TITLE	DESCRIPTION	REASON
20	High Impedance Output State	Using a binary addressing sequence (rows fast), the entire matrix is written with ones and the output is checked to be in an open-circuit state. Next, while the entire matrix is read, the output is checked to be in an open-circuit state during the time \overline{CAS} is in precharge. The procedure is repeated with zeroes as the data.	This test checks the open- circuit state of DOUT.
21	Vertical Bar	Using a binary addressing sequence (rows fast), the entire matrix is written to a background of complement data. Then the matrix is written with complement data, and finally read for complement data, and finally read for complement	Checks for column decoder or adjacent bit interactions.
22	Vertical Bar; Wide inputs	This test is the same as Test 20 except input signal levels are at the data sheet extremes.	
23	Double Checkerboard	Same as Test 20	
24	Ones	Same as Test 20	
25	Walking Diagonal	This is the same as Test 20 except the test is run with the diagonal in all 128 possible positions.	
56	Matrix High	Using a binary addressing sequence (rows fast), all the cells in the matrix are written to a charged state. For the refresh limit interval an attempt is made to disturb half the matrix by generating write cycles which use column fast complement addressing. The test half of the matrix is then read for charged cells. The other half of the matrix is tested for the refresh with the same procedure (the disturbs generated use column fast addressing).	This test checks refresh in a dynamic disturb environment.

TEST NO. TITLE	TITLE	DESCRIPTION	REASON
27	Matrix Low	This is the same as Test 25 except the cells in the matrix are written to the discharged state and the disturb time is 100 milliseconds.	This test checks for faulty gate oxides which allow discharged cells to leak toward VDD.
88	tCRP-Address Parity	This is the same as Test 20 except that CAS goes into precharge (logic 1) after RAS goes active (logic 0), and the output is checked for a continued valid condition for the duration of the CAS active time.	This test checks that the output remaining is dependent only on CAS remaining active (logic 0) and is independent of RAS returning to the inactive (precharge: logic 1) state.



Т	E	ST	N	UN	ΛB	ER

All functional Tests (additional parameters are listed below)

PARAMETERS CHECKED

trac, tcac, trp, tras (min), trsh tCSH, tCAS (min), tRCD (max), tRSH tRAH, tASC, tCAH, tWP, tDS, tDH

Test 11

Test 12

Test 13

Test 14

Test 15

Test 16, 17, 18 20, 21, 22 23, 24, 26

Test 19

Test 25

Test 27

tRWL, tCWL

tRAS (max), tCAS (max), tRWL, tCWL, tREF

tRWL, tCWL, tREF

tRCS, tRCH, tWCH, tCP, tREF, tRAS (max)

trcd (min), trcs, trch, twch, twcr, tdhr, tref,

tCWD, tRWD

trcs, trch, twch, twcr, tdhr

toff (max), twcs

trcs, trch, twch, twcr, tdhr, tref

^tCRP



TEST IMPLICATIONS OF HIGHER SPEED 16K RAMS

By JERRY G. TAYLOR

Testing

As the delivery of a new generation of 16K dynamic MOS random access memories reaches higher volume stages, new and more complex problems are confronting both the device test engineer and the test equipment manufacturer. Economically feasible solutions to many of the problems will require the adoption of new and sometimes controversial philosophies regarding memory testing. Certainly a more thorough characterization and knowledge of each device type is required in order to insure adequate testing within reasonable test time limits.

TESTING PROBLEMS

Probably the most obvious problem associated with testing 16K RAMs is that of test times. Since many commonly used pattern sensitivity tests vary in length as a function of the number of bits in the memory (N) by a factor of $N^{3/2}$ or N^{2} , test time considerations for production testing of 16K RAMs can be quite significant. The following table illustrates the test time penalties paid in moving from 4K RAM testing to 16K RAMs:

TEST TIMES FOR VARIOUS TEST PATTERNS (CYCLE RATE = 375ns)				
	N=4096	N=16384		
2N(load-read)	3ms	12ms		
2N ^{3/2} (moving pattern, row or column Ping-Pong)	197ms	1.6sec.		
2N ² (Ping-Pong GALPAT)	12.6sec.	201sec.		

The test times listed assume only one pass testing. Testing at multiple voltage corners, timing sets, temperatures, etc. will increase the test times listed for each pattern accordingly.

A second problem which is aggravated by higher speed specifications for 16K RAMs is that timing accuracies on presently available memory test equipment are often not adequate to test particular timing specifications. For example, higher speed 16K RAM specifications call for a row address setup time specification of 0ns and a row address hold time specification of 15ns relative to the row address strobe input. For a tester specified at ±1ns accuracy on any

timing edge from the programmed value including internal clock skews, cables, driver, and transition times, the actual value of a row address hold time programmed to be 15ns could be as little as 13ns or as much as 17ns and still be within the tester specification. Since the actual device speed distribution for this parameter may be less than 10ns wide, a ±2ns tester accuracy could result in significant correlation problems between testers if an attempt were made to specify and test this parameter to the actual device capabilities.

A potentially more severe problem affecting 16K RAM test correlation is power supply, input, and output noise during functional testing. Power dissipation on 16K dynamic RAMs is dynamic in nature with power supply current transients sometimes in excess of 100ma occurring synchronously with internal device clock edges charging and discharging the capactive loads of internal circuit nodes. As seen in Figure 1, the rise and fall times of these current transients can sometimes be as short as 10ns. Because of these transients, it is extremely important that proper power supply decoupling techniques be used

TYPICAL CURRENT WAVEFORMS FOR MK4116 Figure 1



and that the amount of resistance and inductance in the power supply leads from the tester be minimized to insure relatively "clean" signals at the device during functional testing. However, even with extensive engineering precautions it is sometimes impractical to achieve less than two or three hundred millivolts of peak-to-peak noise on power supply and signal inputs at the device during functional testing especially when a temperature controlled handler is also involved. Temperature controlled handlers usually complicate the problem of minimizing inductance and decoupling power supplies as near to the device as possible and therefore can add significantly to the magnitude of noise at the device.


Figures 2 and 3 are examples of the relative integrity of the input signals measured at the device during functional testing of a 16K RAM with the device under the test being physically located first at the test head and then at the end of the handler interface connections. For the example shown, the total lead length for each handler interface signal connection including contactor is approximately 2 inches.

The effects of noise during functional testing vary depending on device type and test conditions. However, in general, noise problems become more severe on higher speed devices. Since the internal clocks of these devices operate at a higher speed, the current transients on the power supplies increase in magnitude and thus induce more noise than slower devices. Also the "windows" during which data is sampled become shorter on faster devices enabling noise of short durations to have a more severe effect. For example, consider a previous generation 4K RAM with a minimum specified access time of 250ns and a minimum address valid time of 60ns versus a new generation 16K RAM with a minimum specified access time of 120ns and a minimum address valid time of 15ns. The 250ns 4K RAM typically requires that the addresses be valid for a minimum of 30ns in order to interpret the address data correctly. However, on the faster 16K RAM design, in order to allow more time for system address multiplexing, a circuit was developed capable of interpreting valid addresses in less than 5ns. For the 4K RAM the effects of a noise transient of a 5ns duration on an address input during the valid address sampling time would probably be insignificant since it's magnitude would be integrated over a 30ns period but for the 16K RAM the effects of the same noise transient during it's address sampling time would obviously be much more significant. Noise transients should not cause failures in 16K RAM operation unless the peak voltages of the transients violate the specified dc opera-

16K RAM INPUT TEST SIGNALS AT TEST HEAD Figure 2

Address Input (1 Volt/Division) RAS (1 Volt/Division) CAS (1 Volt/Division) 50 Nanoseconds/Division

16K RAM INPUT TEST SIGNALS AT TEST SITE OF **TEMPERATURE HANDLER** Figure 3



tion conditions for the device. Therefore for a system having a dc logic "O" level of 0.4 volts, a positive 400 millivolt noise transient should have no effect on the operation of 16K RAMs in the system specified to operate with an input logic "O" level of 0.8 volts maximum. However, under "worst case" test conditions with the dc logic "O" input level set at 0.8 volts, transients of even smaller magnitudes can cause device failures resulting in tester correlation problems.

As 16K RAM designs continue to achieve higher performance goals, the problems of distinguishing device failures versus failures induced by noise transients or timing inaccuracies of the test equipment are reaching a new order of significance. Attempts to do "worst case" testing of all specified device parameters simultaneously will usually result in the failure of some quantity of devices that actually, will meet specifications. In many cases a thorough characterization of the device design and process to be utilized can eliminate the need for 100% testing for all specified limits and conditions.

CHARACTERIZATION

The success of any characterization and resulting economically feasible production test program for a particular 16K RAM device type is highly dependent upon the RAM design. If the device is marginal and subject to complex pattern, data, temperature, or voltage sensitivities the development of a comprehensive and economically practical production test procedure could prove to be impossible. Unlike previous 1K and 4K RAM designs, deficiencies such as N² pattern sensitivities cannot be tolerated in 16K RAMs. When proper techniques are utilized, it is possible for 16K dynamic RAMs to be designed so that sensitivities due to process variations and weaknesses can be detected using relatively simple and economical address and data pattern test sequences.

The goal of a 16K RAM device characterization should be to identify any sensitivities of the particular 16K RAM design over the full production range of process parameters and the resulting production tests required that are comprehensive in screening for device sensitivities, optimized in terms of test time and economics, and operate within the constraints of the available test equipment. One of the first and most important steps in such a characterization is the selection of the sample to be analyzed. The sample should be large enough to contain a variety of process weaknesses and cover several different fabrication weeks to allow for a maximum of process parameter variation. For some tests such as timing and input voltage parameter characterization, a few hundred devices are probably sufficient, but for other tests such as pattern characterization where

more random types of sensitivities can occur, several thousand devices may be required. In order to insure that particular device characteristics do not change over a period of time, it is advisable to periodically repeat portions of the characterization sequence.


Since virtually all characterization tests will be repeated at the specified temperature extremes for the device, the junction temperature at which each device should be tested in order to guarantee the specified maximum ambient temperature for that device type should be first determined. Most 16K RAMs are specified over the temperature range 0°C to 70°C ambient. The junction temperature (TJ) of each device depends on the power dissipation (PD) of that device by the equation:

$$T_J = T_A + P_D \theta_{JAX}$$

 θJAX is the thermal impedance between the device junction and system ambient. Figure 4 is a graph of this equation for θ $JAX = 70^{\circ}$ C per watt which is standard for a 16 pin ceramic dual-in-line package. In order to calculate the proper junction test temperature for a 70°C ambient, the power dissipation on a sample of 16K RAMs must be measured operating continuously at an ambient temperature of 70°C and at the maximum specified frequency.

JUNCTION TEMPERATURE VS. POWER DISSIPA— TION FOR T_A =70°C

Figure 4



If the device junction temperature is stabilized by using a long warm-up period at the maximum specified operating frequency prior to the first test, the proper test temperature is the specified maximum ambient temperature. If the test is only a few seconds long, then the junction temperature will rise during test only by a few degrees and the proper test temperature should be nearer to the calculated value for junction temperature.


The first stages of the characterization tests should include an extensive analysis of the voltage, power dissipation, and timing characteristics and margins of the device. The test patterns used for these tests will generally be very simple such as a load-read checkerboard or diagonal pattern. For input voltage and timing testing, each device should first be tested at the specified limits for all parameters at the four voltage corner extremes of V_{DD} and V_{BB}. V_{CC} margin testing is usually not necessary since this power supply is connected only to the device output. Each input timing and voltage parameter should then be varied separately until a failure occurs, recording the last passing value of the parameter being tested. If during these tests any parameter evaluated appears to fail or be marginal to a specified limit, then the reason for this condition should be further evaluated with the cause being isolated to a design process or tester fault. A typical example of this type of condition for a 16K RAM might be an indication from the initial characterization data that the maximum input zero level specification of 0.9 volts on the address inputs is marginal when in fact further investigation isolates the problem to noise on the address inputs at the device during the times at which the row and column addresses were being strobed into the device. In this case it would be necessary to correct the problem on the test equipment or compensate the input zero voltage level so that the data from further characterization tests would not be erroneously influenced.

A widely used and highly effective method of characterizing power supply margins is to run a V_{DD} vs. V_{BB} schmoo plot. This method involves holding V_{DD} or V_{BB} at a fixed value while searching for the failure limits of the other power supply followed by changing the fixed value of the supply to a new value and repeating the procedure. All parameters except V_{DD} and V_{BB} should be held at the specified limits during the tests. Figure 5 is an example of a typical schmoo plot for a 16K RAM. Again any indication of a failing or marginal condition to a specified limit should be investigated further and the cause isolated.

Probably the most lengthy portion of a 16K RAM device characterization is the pattern sensitivity evaluation. In the case of many 1K and 4K RAM evaluations this portion of the characterization was not completed. Instead lengthy pattern sensitivity tests were inserted into production test programs with the hope that these tests would be effective in screening for any pattern sensitivities that might exist. This philosophy can obviously not be economically applied to 16K RAM testing.

A thorough 16K RAM pattern sensitivity characterization should include a variety of pattern tests designed to screen for different types of failure

V_{DD} VS. V_{BB} SCHMOO PLOT FOR 16K DYNAMIC RAM . Figure 5



modes and sensitivities of RAMs. These tests are usually referred to by names such as load-read, address complement, march, active refresh, still refresh, walking columns, walking diagonal, galloping rows, galloping columns, write disturb, surround disturb, column disturb, and galpat. It is usually sufficient to run most of the pattern tests at maximum specified frequency but a sample of patterns such as march, address complement, and walking diagonal should also be run at the slowest specified cycle rates. Each device in the characterization sample should be screened for pattern sensitivities at the four (4) corners of the VDD and VBB power supplies and at the specified temperature extremes. The test procedure should be such that all test patterns are tried on each device regardless of previous test pattern failures for the device under test with the test conditions recorded on all failures. Because of test time constraints it should be sufficient to run the longer N2 pattern tests such as galpat on a sample of a few hundred devices covering a wide range of process parameters, while screening a larger sample of devices to the remaining pattern tests. By analyzing the data gathered from the test described, it should be possible to define a set of test patterns and conditions that is optimal in terms of test time without sacrificing test integrity. The result of an optimized test flow is that pattern tests are run only at the power supply voltage corners that have been identified as "worst case" for that pattern, and lengthy pattern sensitivity tests are utilized only when the device sensitivities that these patterns detect cannot be identified using shorter test patterns.

When sensitivities of a device to lengthy test pattern sequences are discovered, it is often possible to develop alternate test methods and patterns that result in dramatically reduced test times and are designed specifically to screen for device related failure modes. The development of such a procedure usually requires that the failure mechanism be well understood in relation to the particular device design.

A successful example of a test procedure developed to screen for a particular device sensitivity is presently being used in the production testing of one 4K RAM device. During the characterization of this device a sensitivity to a disturb type of pattern was discovered. The pattern used consisted of writing the full memory with "1's" followed by writing a "0" two thousand times at the base location. The entire memory, excluding the base cell, was then read checking for an all "1's" pattern. The base location was then written to a "1" and the entire procedure repeated with the base cell incrementing through all possible memory locations. Assuming a 500ns cycle rate, the test time for this sequence was greater than 20 seconds. Initial investigation of the problem revealed that after each base cell had been written 2000 times it was necessary to read only the column of the base location instead of the entire array in order to generate the failure mechanism, which reduced the test time to 4 seconds. Upon further investigation it was found that the failures were caused by voltages slightly in excess of the device threshold voltage being coupled onto the row select line connected to the gates of the one transistor storage cells for that row. Since the base cell on the failing column was repeatedly being written to a "0" causing the column digit bus to be low each cycle, the voltage coupled onto the failing row was sufficient to cause the stored "1" level on the failing cell to be discharged through the cell transistor somewhat each cycle. When enough disturb cycles had occurred to discharge the cell sufficiently, the failure resulted. Since the failure mechanism is highly dependent on the threshold voltage of the cell transistor which varies as a function of the VRR supply voltage, it was possible to reduce the number of disturb write cycles of the base location required from 2000 to 100 cycles by implementing the test at a VBB supply voltage 0.5 volts more positive than the specification normally allows, further reducing the test time requirement to approximately 200 milliseconds. In order to prevent an unnecessary yield loss due to the abnormal supply voltage conditions, a relaxation of the input "0" voltage level was required for the test.

PRODUCTION-TESTING

Once the initial 16K RAM device characterization is completed enough data concerning the characteristics and sensitivities of the particular design should be available to establish a logical and comprehensive production test sequence. Since single temperature production testing is economically desirable, the characterization data must be analyzed for the feasibility of insuring that all devices' specifications are met over the entire operating temperating range for the device while testing at a single temperature. The high temperature extreme virtually always proves to be the only practical choice for a single test temperature because of refresh and parameter margin characteristics of 16K dynamic RAMs. The "worst case" condition for pattern sensitivities power supply margins and timing parameters is typically at high temperatures, but the lower temperature limits can be "worst case" for some device parameters such as input levels and power dissipation. For the device parameters that prove to be the "worst case" at the lower temperature extreme, it should be possible to determine the proper guardbands to be used for high temperature testing from the characterization data.

An important factor which is too often not thoroughly comprehended in establishing the production test conditions for high performance 16K dynamic RAMs is the characteristics and limitations of the production test equipment to be utilized. As discussed previously, tester timing skews of as little as ±1ns can be significant and cause severe correlation problems considering the large number of critical input timing specifications relative to the clock inputs for 16K RAMs. Because of variables such as internal tester clocks, skews, cables to remote temperature handlers, and individual driver characteristics, controlling input timing skews to a tighter specification often proves to be impractical. Fortunately, however, for most 16K dynamic RAM designs. virtually all critical input timing parameters track the column access time of the device as a relatively constant percentage, and by analyzing the device characterization data a correlation factor for each input timing parameter relative to column access time can usually be established. Since the specified column access times, even for higher performance 16K dynamic RAMs, is a relatively large value (typically 90ns or greater), a ±2ns maximum total measurement error is of much less significance. Therefore for most 16K RAM designs, testing for the proper column access times on each device and relaxing the programmed test conditions on input timing signals by a few nanoseconds so that even "worst case" tester timing skews will not violate the specified device limits is sufficient to guarantee that all device timing specifications are met without causing severe tester correlation problems.

The problems associated with variations in signal integrity and noise are usually among the most difficult test equipment related problems to be addressed in 16K dynamic RAM testing. The maximum effort practical should be extended to insure that the integrity of the signals applied to the device under test are the best possible, but often even this does not prevent noise related tester correlation problems. For most 16K dynamic RAMs, test equipment noise related failures occur when noise transients on the input signals at the device during functional testing exceed the "worst case" specified input logic level voltages for that device. Unless the noise levels are excessive, relaxing the programmed dc input voltage levels usually eliminates most failures of this type, but may not be desirable if input voltage level specifications for the device are to be guaranteed. Even though it is not always possible to eliminate noise related device failures when testing for "worst case" input voltage levels, it is possible to separate potential noise related failures by running a portion of the test patterns for each VBB and VDD power supply voltage corner tested at relaxed dc input levels and then change the input voltage levels to the specified "worst case" limits for the remaining test patterns at that supply voltage. Devices which pass relaxed input levels tests and then fail when the specification do limits are applied can be placed through the test program software into a separate physical bin. Devices in this bin would then require further analysis in order to determine if the failures were device or noise related.

CONCLUSION

In order to establish test conditions for higher speed 16K dynamic RAMs that are effective and economical, the particular characteristics and sensitivities of both the device and production test equipment to be utilized must be understood. Test flows that are optimized for the particular characteristics of a 16K RAM design can result in dramatic savings in production testing costs without sacrifices in test integrity. However, economic success of an optimized 16K dynamic RAM test flow depends upon performing a thorough and lengthy device characterization and the choice of a design that is not sensitive to a wide variety of complex test conditions.

RANDOM ACCESS	STATIC MEMORY



UNCOMPROMISING 4K STATIC RAM

RUNS FAST ON LITTLE POWER

By SAM YOUNG

Application Note

Easy to use the new crop of n-channel MOS 4096 static random-access memories may be, but the tug of war between speed and power still looms. However, one RAM stands out because it avoids a compromise between these vital parameters.

 $0.4~{\mbox{V}}$ and source 500 microamperes at $2.2~{\mbox{V}}$, making it agreeable with all types of TTL-compatible databus interface circuits commonly used in memory system design.

Some of its competitors offer fast access times of less than 100 nanoseconds, but require multiple power supplies or dissipate high power. Others, such as complementary-metal-oxide-semiconductor RAMs, use little power, say less than 200 milliwatts, but have access times well above 500ns. The MK4104 is special in being both fast and power-thrifty.

Combining static- and dynamic-memory techniques, the chip achieves a maximum access time of 200 ns (150 ns typical) and maximum cycle time of 260 ns. Yet it dissipates a maximum of only 120 milliwatts of active power at 4 megahertz and a very low 27 mW in standby. An additional low-power mode of 10 mW is available for battery backup operation, achieved simply by lowering the power supply voltage from 5 volts to 3 V.

Moreover, the 4104 is extremely easy to use. It needs only a single power supply, which is in the conventional transistor-transistor-logic position. The device is supplied in the 18-pin package now standard for static memories. It is designed to operate at ordinary transistor-transistor-logic levels with loose power-supply tolerances of $\pm 10\%$, greatly reducing the cost of close regulation common with $\pm 5\%$ parts.

In addition, the 4104 can accept any TTL input signal meeting worst-case specifications, thus eliminating all level-converting interface circuits that may be needed with other 4K static designs. Moreover, since the 4104 was designed to be tolerant of inputs with very slow rise times, it can directly accept signals from low-power Schottky TTL for low-power applications. Finally, the 4104 will sink 4 milliamperes at


A NEW CELL DESIGN

Unlike typical static memories with their six-transistor cells, the 4104 has cells of only four transistors and two ion-implanted polysilicon resistors that act as loads (Fig. 1). This cell design saves space, as well as reducing power dissipation.


Space is saved because polysilicon load resistors can be fabricated practically in the same region as the

NEW STATIC CELL

Figure 1



A nev. static RAM cell design that uses resistors as loads saves space and reduces power consumption. Each 5000 megohm resistor is an ion-implanted polysilicon device that draws less than 1 nanoampere of



The 4104's cell, which contains four transistors and two ion-implanted resistors, is considerably smaller than conventional six transistor static cells. Cell area is only 2.75 mil² or less than half the size of standard static designs. Power is reduced in half.

transistors themselves (Fig. 2). The cell area is only 2.75 square mils—less than half the size of standard six-transistor cells.

Power is reduced because the high-impedance (5,000-megohm) resistors conduct less than 1 nanoampere of current. Also, using ion-implantation to fabricate these loads allows the load-current levels to be adjusted. The resulting power dissipation is only 20 microwatts per memory cell.

The resistors display a negative temperature coefficient and therefore are self-compensating for the increased current leakages that traditionally occur at elevated temperatures. The low currents in the resistors also allow the cell to retain data even when the power supply voltage is as low as a few hundred millivolts above the transistor threshold voltage (typically 1 V). It is this feature that permits the RAM to retain data reliably at very low levels of supply voltage.

Besides polysilicon resistive loads, the MK4104 is one of the few 4K static RAMs to use dynamic (clocked) interface circuits to control the memory array. This dynamic interface makes it possible to use performance-boosting circuit techniques similar to those employed in high-performance dynamic RAMs, such as the MK4027.

DYNAMIC INTERFACES AND SENSE AMP

As in the 4027, signals generated internally from the chip-enable clock cause the internal circuits to power down once their functions have been accomplished. This results in significantly lower power dissipation. Moreover, dynamic circuits are faster since low-capacitance precharge nodes can be employed to shorten the memory cell's RC discharge-time constant.


Once clocks are provided to power the interface, they may also be used to service dynamic sense amplifiers, further improving speed. The 4104 has a differential sense amp conceptually similar to those of the 4027. It can detect differential signals as low as 100 mV, as compared to other static RAM devices, which may require several volts for reliable operation.

As in the 4027, the dynamic balanced sense amplifier uses several clock phases to achieve low-power, high-performance sensing. High speed is achieved by sensing a small differential voltage, thereby minimizing the time required to charge the data bus. The sense amplifier is clocked on after enough time has been allowed for a 100 mV differential to appear on the data bus. Since the sense circuit has a 1-mV sensitivity, a 100-mV sense level allows enough margin for circuit and process variations.

Because the interfaces and sense amp utilize clocked operation and dissipate power only for short intervals when activated, the power dissipation is dependent on the clock frequency and therefore is subject to reduction at lower frequencies. For example, the typical power dissipation at 1 MHz is 23 mW, compared to 70 mW at 4 MHz (Fig. 3). By contrast, the power dissipation for a fully static RAM would remain constant at its high (active) level. Because there is no significant dc path during clock-on periods, damage from high currents cannot occur to the

POWER DOWN

Figure 3




The 4104 is the only static RAM with frequency-dependent power dissipation, resulting from the use of dynamic interface circuits. Clock-on time (low-level) for curve 1 is 100 ns; clock-off time (high-level) for curve 2 is 200 ns. For both curves, ambient temperature is 25 C and power-supply voltage is 5 V.

memory should the clock input become shorted to ground when system malfunctioning may occur.

The MK4104 is organized internally as two 32-by-64 bit memory subarrays, with the row decoders in the middle (Fig. 4), although to the user it is simply a 4K-by-1-bit RAM. The device contains all buffers, decoders, and internal clock generators needed for complete static operation. The decoders are conventional dynamic NOR-gate circuits. The address buffers are a combination of static and dynamic circuitry, permitting a very fast sample-and-hold technique for address capture.

Figure 4



The chip is organized as two 32-by-64-bit arrays, resulting in a 4-k-by-1-bit static device containing all buffers, clock generators, decoders, and sense amplifiers. To minimize power consumption, the interface circuits are dynamic.

USING THE 4104

With a sense amp and interfaces of the dynamic type, this RAM operates differently from its static competitors. The negative-going edge of the chip-enable pulse triggers a sequence of internal clock edges. They activate the address buffers, discharge the precharge clock, transfer true and complement address data to the inputs of the row and column decoders, and finally transfer the decoded row and column addresses to the proper word line and select line.

Then the static input-address buffers are turned off so that they no longer consume power. After a delay to allow time for the cell to transfer data to the differential output sense circuitry, additional clocks activate the output sense circuitry and finally the output buffer. The data is now available at the output terminals of the device.

Once the data is present, the positive-going edge of the chip-enable pulse causes the precharge clock to go high, discharging all other clocks and opening the output circuit. As long as the chip-enable clock is high, the chip remains in the precharge mode, which is also the low-power standby mode. Data will be maintained indefinitely in this mode. It is now ready for the next cycle: read, write, read/write, or read/modify/write. Each of these operating cycles is initiated by activation of the chip-enable clock.

Address inputs must be stable before this activation. Since these inputs are sampled and latched internally early in the cycle, only a short address-hold time (typically 75 ns) is required. This feature eliminates the need for system address latches to support the memory. Enhanced performance may be obtained by generating the new address in the previous cycle, thus circumventing the slow-address propagation path.

Data outputs become valid after activation of the chip-enable clock. The data-out pin will be in an open circuit mode before appearance of valid data for a simple read. By loading the output with a resistor to either the V_{CC} power supply or ground, the user may choose the data-valid direction on the output bus to which the RAM is connected. Now, during a write cycle, the data-out pin will remain an open circuit if the write-enable pin is activated (typically no later than 80 ns after chip-enable). This property permits the designer to employ common-I/O operation, which is useful for most microcomputer systems.

The data-out pin will then contain valid data during the write portion of the read/write or read/modify/write cycle, assuming the write-enable pulse's negative going edge occurs after the specified access-time interval. Data will remain valid for all cycle types until the chip-enable pin is deactivated.

To write into the MK4104, data inputs must be valid when the write-enable signal goes negative. Data inputs are sampled internally and must remain valid until all internal nodes are charged. This occurs before the write-enable trailing edge. The write cycle is then completed by either the write-enable signal or the return of the chip-enable signal to the inactive state.

BUILDING A SYSTEM

The MK4104 may be easily integrated into large memory configurations in highly compact board layouts. The single-supply device in an 18-pin dual in-line package yields a higher packing density than can be achieved with any dynamic or 22-pin static RAMs.

The pinout was chosen to eliminate crosstalk on critical signals within the array on the storage board. The power pins were positioned to allow maximum connection area between the chip and the power-ground bus of the printed-circuit card. Data-out and data-in pins were positioned to allow optimum placement of decoupling capacitors within the memory array, as well as to separate the clock signals from address signals.

Since refresh is not required, designers can eliminate components that cause time delays, as well as undesirable power-supply transients. And the 5-V $\pm 10\%$ supply, combined with the elimination of refresh

transients, greatly eases memory decoupling requirements. In fact, memory system of MK4104s will require less than a third of the decoupling capacitors recommended for dynamic-RAM systems.


In building memory sizes greater than 4096 bits, the typical power dissipation of 8 mW results in major power savings to the user. For example, a 16K-by-9-bit storage board designed with clocked-interface MK4104s would require 940 mW for the memory array, while the same configuration designed with static-interface RAMs would require approximately 18,000 mW. The larger the memory size or the lower the operating frequency, the greater this differential becomes. The power saving reduces cooling and power costs to the user, as well as improving overall reliability. At typical system design costs of \$1.00 to \$1.50 per watt, this savings can be significant.

The 16K-by-9-bit system's basic circuitry (Fig. 5) consists of readily available NAND gates and inverters. These support chips can be standard-TTL, high-speed-TTL, Schottky-TTL, or low-power-Schottky-TTL parts. Since the total signal capacitance is directly related to the number of RAMs connected to each signal, the performance of the overall system may be improved by dividing the capacitance load among several drivers when large numbers of memory chips must be driven.

For systems using microprocessors with common input/output data buses, the MK4104's data-in pin may be connected to the data-out pin. To avoid conflict on the data bus, the write operation must be implemented in the early write mode. This merely requires that the write-enable signal be activated prior to the chip-enable pulse, thereby guaranteeing the data-out pin will be open during write operations.

EASY DRIVING

Figure 5



The support circuitry required with the 4104 can be designed with standard TTL or Schottky TTL parts. Low capacitance imputs permit high fan-out capability, which is useful in large control systems.

TESTING AND RELIABILITY

The MK4104 presents no significant testing problems beyond those intrinsic to static RAMs generally. Since the device uses an internal timing generator to strobe the data-out circuitry, the access time is insensitive to address and data patterns, which simplifies worst-case testing for the user.

In order to reduce the time for testing, a user can combine a static cell test with a low V_{CC} mode (3-V) test. Writing and reading data at normal voltage is combined with a wait period at $V_{CC} = 3V$ to verify that all cells are static and that the part can retain data at reduced power-supply voltage.

A principal factor affecting reliability is junction temperature, which is related to power dissipation and ambient temperature. At 80mW dissipation, the MK4104 operates at a junction temperature of about 75°C (70°C ambient). Typical nonclocked parts under similar operating conditions have junction

temperatures approximately 30°C higher because of their higher power dissipation. The lower junction temperature of the MK4104 should result in significantly better reliability.

The single 5-V supply reduces stress on oxides and other key areas within the die. Many failure modes requiring high voltage as a catalyst cannot occur within this RAM.

"Soft" errors, another problem plaguing static RAMs, are generally thought to be caused by poor margin-to-input signal levels, poor tolerances to supply noise, or both. Those error signal occurrences are minimized in the MK4104. The chip is designated for a loose ±10% power supply to increase its tolerance to system noise. Its peripheral circuitry is truly compatible with TTL input levels: a 2.2V input-high voltage level compared to a 2.4-V level for most other static random-access memories, and an 0.8-V input-low voltage that yields an easy-to-live-with 200-mW worst-case noise immunity.



WHY "EDGE-ACTIVATED" STATIC MEMORIES?


By DAVID WOOTEN

Technical Brief

MOSTEK has recently introduced a new family of "edge-activated" static RAMs and ROMs. These devices have completely static data storage which requires no refresh; however, their peripheral circuitry takes advantage of many MOS circuit design techniques that were developed for dynamic memory devices. These techniques allow MOSTEK's ROMs and static RAMs to attain the best speed/power product that has yet been achieved in other static RAM or ROM of comparable size. The decision to combine a static storage cell with dynamic periphery was based on the fact that while the fully static approach lends itself to bipolar circuit design, it is actually an 'unnatural' mode for MOS circuits. Static circuits simply do not take full advantage of the character of MOS devices. With a properly executed dynamic MOS circuit it is possible to implement a very complex timing and logic function that can operate at speeds comparable to or exceeding the speed of a static circuit performing the same function. The dynamic circuit will also, in virtually every instance, have a much lower power dissipation than the static circuit.

The advantage of low power dissipation cannot be overstated. The feature makes feasible new applications for static memories; it means lower system costs by reducing power supply and cooling requirements; and it yields a more reliable product. Reliability is enhanced because there is so little heat generated by these devices to harm the memories or other components in the system. In short, the "edge-activated" static memory is an innovation that promises so many advantages over fully static memories that it should become the industry standard for NMOS static devices.

The speed/power advantages that dynamic circuits have over static circuits can easily be demonstrated with a 'NOR' decoder of the type that is commonly used in memory devices as row or column decoder. In a typical 4K RAM there are 64 of these decoders that are used as row decoders and 64 as column decoders. It should be obvious that the power consumption in each of these 128 decoders must be kept as small as practical or the chip's power consumption would be so large as to make it useless. In the static row decoder (Fig. 1A) a row is selected when all address inputs to the decoder are low making the output high. The need to keep the power consumption of this decoder at a minimum is in direct conflict with the desire to make it as fast as possible. The only way to make the decoder fast is to make the pull-up resistance small so that the capacitance of the



word line can be charged quickly. However, only one row decoder's output is high; while the output of each of the other 63 decoders is low, causing the resistor current to be shunted to ground. This means that the pull-up resistance must be large in order to reduce power consumption. As an illustration, assume that the row decoders in a 5 volt 4K RAM can be allowed to dissipate 300mW typical (this does not leave much for the rest of the chip but who's counting). 63 of the decoders are going to dissipate all of the power giving an allowable value of pull-up of about 5.3K. Since the 5.3K of the selected row must charge about 5pf of word line capacitance (typical word line capacitance in a 4K memory matrix) this gives a τ of about 16ns. Now, lets try the same problem with a dynamic decoder. In the dynamic decoder (Fig. 1B) the decode is accomplished by presetting (precharging) node A all of the decoders to a high state during the chip inactive time. The precharge clock is turned off at chip enable time and the addresses are strobed into the decoders causing node A on all but the one selected decoders to go low. The 'on' resistance of a decoder transistor is less than

 $500~\Omega$ and the total capacitance at node A is about .4pf giving a τ of only .2ns. If we allow $5~\tau$ for the decoders to settle before turning on the low impedance row clock (Φ_R), that charges the selected row line, and assume a maximum row drive impedance of 1K, we see that we can get the output of the dynamic decoder to the 63% voltage point in only 6ns as opposed to the 26ns for the static decoder. The really interesting thing is that the only power consumed by the dynamic decoder is the transient power drawn during capacitor charge time. Therefore, by using a dynamic decoder, it is possible to accomplish the decode in less time at a much lower power dissipation than is possible with the static decoder.

Dynamic circuit techniques can offer similar savings in speed and power for virtually every function of the memory circuit. Also, in cases where it is desired to use static circuits, it is possible to use the clocks available from dynamic circuits to selectively disable power consuming portions of the static circuits when they are not being used. This, and the fact that the quiescent dynamic circuits consume only leakage currents, make it possible for the device to have an 'automatic standby'. The impact of this feature can be seen in typical memory systems that have a low average memory duty cycle. Table 1 is a comparison of two 64K byte memory systems one using the MK 4114 edge-activated 1K x 4 static RAM and the other using the fully static 2114. Note that even if the worst case numbers are used for the MK 4114 and typical numbers are used for the 2114, the 2114 system consumes 1250% more power than the MK 4114 system. Using worst case numbers we find that the 2114 system would consume over 90 watts which is over 20 times as much power as the MK 4114.

This difference in device power consumption has many system implications such as the size of the power supply and the cooling capacity of the enclosure. But if these factors are of no concern, the lower power consumption of the MK 4114 has an even more important system implication. Since each chip in our 4114 memory system dis-

sipates at least 400 mW per chip, their junction temperature is about 28°C above ambient $(\theta\text{J}\text{A}\text{X}$ for 18-pin ceramic package $70\,^{\circ}\text{C/watt})$. However, the average temperature rise in the MK 4114 memory system is only $1.47\,^{\circ}\text{C}$ which is more than $26\,^{\circ}\text{C}$ lower than the 2114. It should be noted that this does not include the effects of heat transfer between devices in a system. Actually, the difference in junction temperature will be much greater. As every component engineer knows, junction temperature has a profound effect on MOS device reliability. According to the temperature acceleration curves given in MIL-STD-883A, a 26°C decrease in junction temperature represents an order of magnitude increase in chip reliability.

The low power and high reliability advantages of using dynamic circuits in static RAMs and ROMs are not gained without some penalty. One penalty is that in order for the chip to generate clocks internally the user must supply an activation edge. Obviously, if this causes the chip to be impossible or even very difficult to design into a system, the advantages of the dynamic design would probably not be worth the penalty. However, this is hardly ever the case. In almost every application of static RAMs the system already provides a signal that can be used to generate the activation edge for the memory. In fact, most fully static designs are implemented using some kind of selection for the memory that can be used as the clock for the edge-activated devices. A good example is a Z80 to static RAM interface (Fig. 2). When the decoder is connected as shown (as it usually is) it makes absolutely no difference which flavor of static RAM is used. The static and edge-activated devices will both function properly.

Another penalty of the edge-activated approach is that dynamic circuits are more difficult to design. For manufacturers who do not have much background in dynamic circuit design, this means that edge-activated static memory design would be higher risk for them than fully static design. MOSTEK, of course, is the current industry leader in dynamic circuit design as evidenced by its MK 4027 4K dynamic


MV 1111

COMPARISON OF FULLY STATIC VS. EDGE-ACTIVATED STATIC MEMORY SYSTEM POWER Table 1

	(TYPICAL VALUES)	(WORST CASE VALUES)
Memory System Size	64K Bytes	64K Bytes
Required System Transfer Rate	3M Byte	3M Byte
Average Cycle Rate Per Chip	47 KHZ	47 KHZ
Average Power Per Chip	400 MW	32 MW
Total Memory Power Consumption	51.2 Watts	4.1 Watts
Total Memory Current at +5 Volts	10.24 Amps	0.82 Amps

2114

8K BYTE STATIC RAM SYSTEM FOR Z80 Figure 2



and MK 4116 16K dynamic RAMs. Therefore, MOSTEK has the expertise necessary to bring the benefits of dynamic circuit techniques to the static __RAM and ROM market.

In conclusion, by using the dynamic circuitry wherever possible, MOSTEK is capable of producing static memory devices that offer great speed power benefits.

Systems that use these devices can have smaller power supplies, less cooling equipment and operate more reliably. Naturally, MOSTEK expects other semi-conductor manufacturers to eventually follow it's lead in this area. The impetus for them will be provided for customers who recognize and demand the advantages that edge-activated devices provide.

MOSTEK.

DESIGNING WITH MOSTEK'S

EDGE-ACTIVATED MEMORY CONCEPT

By SAM YOUNG

Application Note

ABSTRACT

Historically, 5V static MOS RAMs have been slow, or have had high operating power and standby power, or have been some compromise thereof. The user, therefore, had to give up the high speed, low standby power attributes of dynamic RAMs in order to avoid the complications of refresh, non-static storage and multiple power supplies. This compromise was not acceptable to MOSTEK designers. An alternative was sought and the Edge Activated* RAM concept was born.

INTRODUCTION


The Edge Activated concept permits the use of circuit techniques not previously possible with static storage. The Edge Activated concept employs an internal clock generator to permit operation with very low power consumption. The clock generator permits use of a unique cell which enhances performance and reduces chip area. The Edge Activated part, of course, does not require refresh or any other periodic activation. The Edge Activated component remains in low power mode, 75% of active power, when the clock is not active. For the static RAM member of the family, an additional power down option is available for battery back-up. The standby power may be reduced from 28 to 10mW reducing V_{CC} to 3V. The Edge Activated concept was designed for ease of use and reliable performance.

THE CONCEPT

The Edge Activated concept can best be explained by referencing Figure 1. The Edge Activated TM RAM requires all address inputs to be valid prior to initiation of a negative going edge-on the chip enable input. The chip enable signal must remain valid for a specified duration, equivalent to the minimum access time of the component. A recovery time between cycles, 50% of specified access is required for proper operation. D0 becomes available, tACC after CE and remains valid until chip enable is deactivated.

The requirements of the Edge Activated interface is one which is readily available from most microprocessor chips or can be readily obtained from processor/memory controller timing.

LOW VOLTAGE, EDGE-ACTIVATED RAM/ROM FAMILY



- A SIMPLE HIGH TO LOW TRANSISTION AT THE CHIP ENABLE (CE) INPUT ACTIVATES THIS ENTIRE FAMILY OF MEMORY DEVICES
- 2. RETURNING TO CE INPUT TO A HIGH LEVEL IS ALL THAT IS REQUIRED TO ACHIEVE A 75% REDUCTION IN DEVICE OPERATING POWER- WE CALL THIS FEATURE "AUTOMATIC STANDBY"
- ADDRESS INFORMATION IS STROBED AND LATCHED INTO A SET OF ON-CHIP REGISTERS.
- 1. YOU HAVE FULL CONTROL OF THE DATA OUTPUT; THIS IS

BENEFITS TO THE USER


The Edge Activated concept brings multiple advantages to the user. These benefits are:

- · 5 volt 10% tolerance power supply
- TTL logic compatibility
- Low active power 1/5 that achieved with other design techniques.
- Low standby power-1/5 to 1/30 that achieved with other design techniques.
- Increased system density
- Reduced voltage/power data retention mode
- Denser components
- Improved reliability
- Reduced system cost

The power savings achievable by utilizing MOSTEK's Edge Activated concept is graphed in Figure 2. This figure shows the power dissipation of MK4104 devices in various system configurations. For comparison, a 64Kx9 memory with Edge Activated static RAMs dissipates 4.9W while non-Edge Activated static RAMs would dissipate 102W in a similar app lication. As everyone knows, power costs money, reduces reliability and density in a system.

^{*}Trademark of MOSTEK Corporation

MEMORY SIZE VERSUS POWER DISSIPATION Figure 2



THE FAMILY

The Edge Activated family consists of the following products:

Dynamic RAM	Static RAM	ROM
MK4027	MK4104-4Kx1	MK36000-
MK4116	MK4114-1Kx4	64K ROM

4027/4116

The Edge Activated 4027/4116 have been widely copied and are presently the industry standard Dynamic 4K and 16K RAMs. The knowledge developed to permit these complex RAMs to meet the memory users objectives of speed, density, and reliability has been applied to the newer members of the Edge Activated family.

4104/4114

The MK4104 4Kx1 and its 1Kx4 equivalent the MK4114 are both static RAMs applying the Edge Activated concept previously defined. The static RAM features 200ns access time while expending a mere 120mW of power.

4104 OPERATION

The requirements for correct operation of this Edge Activated RAM for its various cycles types as follows:

READ CYCLE

The read cycle operates as follows, reference Figure 3. Address information present at input pins A₀-A₁₁ must be valid (\geq 2.2 for a logic "1"; \leq 0.8 for a logic "0") before the $\overline{\text{CE}}$ clock becomes less negative than 2.2 volts. The address lines must be valid until TAH (address hold timer) nsec after $\overline{\text{CE}}$ has been activated (\leq 0.8V). Data out will become valid TACC nsec after $\overline{\text{CE}}$ is activated and will remain valid until $\overline{\text{CE}}$ becomes more positive than 0.8 volts. The data hold time t off is influenced by the capacitive loading external to the 4104 device. After a short recovery time, (TP) approximately 50% of access time, the 4104 is ready to accept a new cycle.

EARLY WRITE CYCLE

The early write cycle has the same address requirements as a read cycle. The early write cycle requires that \overline{WE} be valid no later than 20nsec after \overline{CE} . In this mode the data out buffer will stay open circuit permitting common I/O operation (D0 pin connected to the DI pin).


The cycle is initiated by $\overline{\text{CE}}$ going active (referenced Figure 4). Data in will be latched into the chips registers by the later occurring event of $\overline{\text{CE}}$ and $\overline{\text{WE}}$. The Data in line may change after the TDH (Data in hold) parameter has been met. The write enable pulse must remain valid for TWH (write enable hold) nanoseconds. Since TWH is much greater than the minimum write enable pulse width, it is the parameter which determines the $\overline{\text{WE}}$ pulse width. The write cycle is completed by the $\overline{\text{CE}}$ pulse returning to the inactive state. The trailing edge of $\overline{\text{WE}}$ may return to the inactive state as soon as TWH is met or as late as 0 nsec before $\overline{\text{CE}}$ goes active for the next cycle. If the next cycle is another early write the $\overline{\text{WE}}$ write enable signal may remain active low.

WRITE CYCLE

The write cycle is a less restrictive early write cycle. In this mode the user should not care what state the data out pin is in. The \overline{WE} leading edge is then noncritical relative to \overline{CE} being activated. In this mode (reference Figure 4) the TWPL (write enable to chip enable precharge lead time) and the TWW (\overline{WE} pulse width) are the limiting parameters. This simply requires a minimum \overline{WE} pulse width and a minimum \overline{WE} pulse overlap with chip enable active. DI is latched in by \overline{WE} being activated. The hold time is determined by TDHC or TDHW which ever is longer. The cycle is terminated in a manner similar to the early write.


READ CYCLE

Figure 3



WRITE CYCLE

Figure 4



READ-WRITE

The read-write cycle is a combination of the read only and write only cycles. In this mode after address is stable \overline{CE} is activated and T_{ACC} (access time) later data out is valid. At T_{ACC} time the \overline{WE} pulse may be activated without disturbing the data out from the RAM. Data in must be valid prior to \overline{WE} active for proper operation. The hold time in this mode is determined by T_{DHW} . The read-write cycle is terminated in a manner similar to the write cycle.

READ-MODIFY-WRITE CYCLE

The read-modify-write cycle is an extension of the read-write cycle. After data is read WE is delayed until data in information is available to the RAM. This cycle requires a longer CE active pulse, hence a longer cycle time, due to the time needed to modify the read data. This cycle terminates in a manner similar to the read-write cycle. Reference Figure 5.

MK36000

The MK36000 is an Edge Activated concept ROM. This unique ROM has a density of 65,536 bits with access time of less than 250ns while dissipating a stingy 200mW when selected and 50mW when deselected. It is conceivable in 1978, this ROM ancept can achieve performance characteristics approaching 100ns access times. The ROM uses MOSTEK's

standard N-channel silicon gate process and obtains its performance features through the Edge Activated circuit design concept. For comparison, previous ROMs have achieved speeds of 350ns while expending about 600mW of power dissipation. The operation of the ROM is identical to the basic Edge Activated concept operation of Figure 1.


APPLICATION TO A Z-80 MICROPROCESSOR


The Edge Activated component may be interfaced to a Z-80 microprocessor with minimal additional components. Figures 6 and 7 show typical implementations of the 4104 (4Kx1 static) and 4114 (1Kx4 static) RAMs. A non-Edge Activated RAM would have a similar interface. A ROM could be implemented in a similar manner. For a ROM the R/W, DIN signals and associated logic could be eliminated.

IMPLEMENTING THE EDGE ACTIVATED


Implementing the Edge Activated component is similar to utilizing any other dense memory component. The requirements are typical of all dense memory products available today. The MK4104 is chosen for this section since much has already been written about dynamic RAMs. Several design fundamentals must be realized and adhered to in order to allow a successful design effort.

TIMING WAVEFORMS (CONT'D) READ-MODIFY-WRITE CYCLE Figure 5





Z80 1Kx4 STATIC RAM INTERFACE Figure 7




DECOUPLING


Edge Activated RAM's require a high current for a very short intervals of time. This requires use of high frequency decoupling capacitors within the memory matrix. Since the frequencies of interest can be as high as 100MHz very high frequency response capacitors are required. Ceramic 0.1µF capacitors have been empirically found to best serve this function. The MK4104 pinout was chosen to permit implementation of the required capacitors with minimum area loss. One capacitor every other RAM is suggested. The configuration of Figures 8 and 9 are suggested to achieve optimum performance with axial or radial lead capacitors.

MATRIX INTERCONNECT TECHNIQUE AND PLACEMENT OF HIGH FREQUENCY CAPACITOR WITHIN MK4104 MATRIX

Figure 8



PLACEMENT OF RADIAL LEAD DECOUPLING CAP. WITHIN MK4104 MATRIX




POWER DISTRIBUTION

The MK4104 pinout was designed to permit use of two-sided printed circuit boards. Multilayer boards can, of course, be utilized with good results. The power and ground distribution scheme of Figure 10 offers the following advantages:

- Low inductive path between the RAM and its decoupling capacitors.
- B. Low ground impedance to reduce induced noise.
- C. Minimized ground offset between TTL memory drivers and memory chips.
- D. Supplies constant impedance reference for signals traversing the board-reduces reflections
- Reduces intersignal cross talk due to reduced signal to ground spacing.

MK4104 POWER-BUS DISTRIBUTION SCHEME, FOR COMPACT LAYOUTS




LOGIC DESIGN

The MK4104 was designed to permit use of standard TTL logic without requiring any level enhancing devices. A typical design of a 16Kx9 memory board is shown in Figure 11. Chip enable is decoded in order that it occurs on only one memory word simultaneously. Address lines and WE may go to all chips simultaneously. See Figure 12 for architecture.

The resistors in series with the line are required to eliminate signal ringing caused by the impedance mismatch between the driver and the line. In general, omitting these resistors will result in signal character-


Figure 11



EDGE-ACTIV. ATED DESIGN Application Note

TYPICAL INTERCONNECT FOR 16K x 9 ARCHITECTURE

Figure 12



istics which violate the RAM specification. The exception to this is where a slow driver, such as low power Schottky, is utilized and the line lengths are kept reasonably short.

Terminating the signal line at the receiving end is an alternative method which may be employed, this techniques has several drawbacks which are as follows:

- A. Termination to ground requires a driver which can source a large current.
- B. Termination to +5 requires a driver which can sink a large current. Implementing a standard TTL gate will not permit the line to be correctly matched. This also reduces the VIL margin.
- C. Termination to ground and +5 can be implemented. This adds components and also reduces the VIL margin due to current the driver must sink in the low state.
- D. Quite often there are several ends to terminate making end termination impractical.

A third technique using Schottky diode clamps was found to be not as effective as the series damping resistor approach.

MATRIX ROUTING

The interconnect scheme shown in Figure 8 is suggested to minimize cross talk within the memory array. The MK4104 pinout was constructed to permit optimum signal routing without impacting board area. Chip enable is routed near ground to minimize cross talk problems.

SIGNAL ROUTING CONSIDERATIONS

Care should be taken in the memory layout to avoid routing signals in a manner that could cause cross talk problems. Signal cross talk is directly impacted by spacing between signals, length of parallelism and proximity to ground. The number of signals switching simultaneously will also influence the amount of signal induced into an adjacent line. To avoid cross talk problems, the designer should avoid placing signals sensitive to noise spikes in close proximity to groups of signals simultaneously switching at inopportune times. Many memory designers can attest to redesigning boards for this reason alone. A situation of this type to avoid with the MK4104, would be positioning the chip enable etch, in the boards logic area, in the center of the twelve address lines. or in a group of data lines. This problem exists for all memory devices be they Edge Activated or not.

CONCLUSION

The Edge Activated component is unique in today's memory market. The high density, fast performance and very low power make it a very flexible part to utilize. The battery mode feature of the MK4104/4114 opens up multiple portability and battery standby applications. Potential uses cover the gamut from mainframe memories to small specialty applications in biomedical electronics or process control. The simple interface of the RAM makes it a natural choice for manufacturers requiring an easy to use part. Above all, the Edge Activated family is manufactured by MOSTEK CORPORATION whose products are among the most reliable in the industry.

READ ONLY	MEMORY
	>



MOSTEK_®

AN UPDATE ON MOS ROMS

By DAVID HUFFMAN

Technical Brief

With today's faster, more powerful microcomputer chips emerging in abundance, and larger, more memory-intensive programs being written, semiconductor memory requirements for larger storage capacities, faster access times, and lower subsequent costs have become dominant system design factors. Basic semiconductor memory-chip technology involves variations of random-access memory (RAM) and read-only memory (ROM). RAM allows binary data to be written in, and to be read out. New and different programs and data can be loaded and stored in RAM as needed by the processor. Because information is stored electrically in RAM its contents are lost whenever power goes down or off. When fixed, or unchanging, programs and data are needed by the processor, they are loaded into some form of ROM. In ROM, information is physically (permanently) embedded; therefore, its contents are preserved whenever power is off or interrupted momentarily.

Semiconductor memory chips are normally manufactured using either bipolar or metal-oxide semiconductor (MOS) technologies. Bipolar and MOS memories implement bipolar transistor and MOS field-effect transistor (MOSFET) arrangements, respectively, to store addressable sequences of binary 1s and 0s. MOS memories are either static or dynamic. Static memory depends on a dc level for operation; it is easier to implement in many cases, but requires more power. Dynamic memory requires clock signals or level changes for operation; thus more external circuitry may be needed. However, chip size and thus cost is reduced as is power dissipation.

Typically, ROM has been the limiting component in computer system design, operation, and manufacturability. Problems like slow access time, high power dissipation, long prototype and production cycles, and lack of second sources have concerned computer system and equipment designers. This article summarizes the present MOS ROM state-of-the-art and describes the progress made by the semiconductor industry in manufacturing improved ROMs.

ROM TYPES AND PRINCIPLES

Major types of read-only memory (ROM) are: basic mask programmed ROM; electrically programmable, ultraviolet erasable (EPROM); electrically alterable (EAROM); electrically erasable (EEROM); and field

programmable (p/ROM). EPROM is electrically programmable, then erasable by ultraviolet (UV) light, and programmable again. Erasability is based on the floating silicon gate structure of an n- or p-channel MOSFET. This gate, situated within the silicon dioxide layer, effectively controls the flow of current between the source and drain of the storage device. During programming, a high positive voltage (negative if p-channel) is applied to the source and gate of a selected MOSFET, causing the injection of electrons into the floating silicon gate. After voltage removal, the silicon gate retains its negative charge because it is electrically isolated (within the silicon dioxide layer) with no ground or discharge path. This gate then creates either the presence or absence of a conductive layer in the channel between the source and the drain directly under the gate region. In the case of an n-channel circuit, programming with a high positive voltage depletes the channel region of the cell: thus a higher turn-on voltage is required than on an unprogrammed device. The presence or absence of this conductive layer determines whether the binary 1-bit or the 0-bit is stored. The stored bit is erased by illuminating the chip's surface with UV light. The UV light sets up a photocurrent in the silicon dioxide layer which causes the charge on the floating gate to discharge into the substrate. A transparent window over the chip allows the user to perform erasing, after the chip has been packaged and programmed, in the field, EAROMS use electrical pulses to clear all bits simultaneously.

The p/ROM has a memory matrix in which each storage cell contains a transistor or diode with a fusible link in series with one of the electrodes. After the programmer specifies which storage cell positions should have a 1-bit or a 0-bit, the p/ROM is placed in a programming tool which addresses the locations designated for a 1-bit. A high current is passed through the associated transistor or diode to destroy (open) the fusible link. A closed fusible link may represent a 0-bit, while an open link may represent a 1-bit (depending on the number of data inversions done in the circuit). A disadvantage of the fusible-link p/ROM is that its programming is permanent; that is, once the links are opened, the produced bit pattern cannot be changed.

Two other types of p/ROM that are not as prevalent in the industry, but deserve mention are EEROM and

EAROM. The first, EEROM or electrically erasable ROM, works similarly to the "floating gate" EPROM but can be erased (all bits) by electrically pulsing the device. The EAROM or electrically alterable ROM utilizes special processing techniques that allow bit locations to be reprogrammed at any time. However, unlike a RAM, the write cycle is very long preventing its use as a non-volatile RAM where both read and write cycles are to be used. Both EEROM and EAROM are used mostly in specialized applications where nonvolatility and electrical erasability are requirements.


In mask-programmed ROM, the memory bit pattern is produced during fabrication of the chip by the manufacturer using a masking operation. The memory matrix is defined by row (X) and column (Y) bit-selection lines that locate individual memory cell positions.

For example, in Fig 1 refer to column C_2 and row 127 as the storage cell location of interest. When the proper binary inputs on the address lines are decoded, the cell at R_{127} , C_2 will be selected. If the drain contact of this cell is connected to bit line L^2 , then L^2 will be pulled below threshold, turning off device C_2 ; note that devices C_0 , C_1 , and C_3 through C_{15} will also be off since they are not addressed. Therefore, device A pulls the OUT line to V_{CC} for a logic 1 output when cell R_{127} , C_2 is selected.

Alternatively, consider when cell R $_{127}$, C_2 is masked it does not have a drain contact to bit line L_2 . Then when this cell is addressed, device C_2 is now connected to $V_{\rm CC}$ and will be turned on. Thus, the OUT line will be pulled to ground through device C_2 and will appear as a logic 0 output. To program a 1 or a 0 into a ROM storage cell, the drain contact will or will not be connected, respectively, to the particular bit line. Note that this type of programming is permanent. An alternative method of performing the same operation would be to eliminate the gate of the storage cell.

Typical ROM applications include code converters, look-up tables, character generators, and nonvolatile storage memories. In addition, ROMs are now playing an increasing role in microprocessor-based systems where a minimum parts configuration is the main design objective. The average amount of ROM in present microprocessor systems is in the 10K- to 20K-byte range, while some applications utilize as much as 30K or 40K bytes. Fig 2 shows a block diagram of a typical microprocessor system in which ROM is the predominant program storage element. In this particular application, the 16K ROM is used to store the control program that directs CPU operation. It may also store data that will eventually be output to some peripheral circuitry through the CPU and the peripheral input/output (P I/O) device.

PORTION OF ROM MATRIX AND OUTPUT CIRCUITRY OF MK 34000



If drain contact is made (1 state) when particular cell is accessed, storage transistor will cause OUT line on device A to pull high (to Vcc). If contact is not made to drain, device will pull OUT line low (0 state).


SYSTEM DEVELOPMENT CYCLE

In a microprocessor system development cycle, several types of memory (RAM, ROM, and EPROM or p/ROM) are normally used to aid in the system design. After system definition, the designer will begin developing the software control program. At this point, RAM is usually used to store the program, because it allows for fast and easy editing of the data. As portions of the program are debugged, the designer may choose to transfer them to p/ROM or EPROM while continuing to edit in RAM. Thus, he avoids having to reload fixed portions of the program into RAM each time power is applied to the development system.

Decision making on the part of designer and manufacturer is required during the next step in the development cycle. Depending on the type and guantity of microprocessor systems to be produced, a decision has to be made as to whether ROM, p/ROM, or EPROM will be used for permanent program storage. If only a few systems are to be manufactured, it may be more cost-effective to use either p/ROM or EPROM. EPROM-based storage also allows the main program to be changed at any time, even in the field by the end-user. The p/ROMbased system requires replacement; however, it is field programmable. If the main requirement is a minimum parts configuration and many microprocessor systems must be produced the decision should be to use ROM-based storage.

MICROPROCESSOR BLOCK DIAGRAM

Figure 2



Typical microprocessor system utilizes CPU, P I/O, and 16K ROM.

For many designs, fast manufacturing turnaround time on ROM patterns is essential for fast entry into system production. This is especially true for the consumer "games" market. Several vendors now advertise turnaround times that vary from two to six weeks for prototype quantities (typically 25 pieces) after data verification. Data verification is the time when the user confirms that data have been transferred correctly into ROM in accordance with the input specifications.

Contact programming is one method that allows ROM programming to be accomplished in a shorter period of time than with gate mask programming. The step-by-step ROM manufacturing process is listed in Table 1. N-MOS ROMs go through basically the same processing steps. In mask programming, most ROMs are programmed with the required data bit pattern by vendors at the first (gate) mask level, ROMs are programmed with the required data bit which occurs very early in the manufacturing process. In contact programming, actual programming is not done until the fourth (contact) mask step, much later in the manufacturing process. That technique allows wafers to be processed through a significant portion of the manufacturing process, up to "contact mask". and then stored until required for a user pattern. Some vendors go one step further and program at fifth (metal) mask. This results in a significantly shorter lead time over the old gate-maskprogrammable time of 8 to 10 weeks; the net effect is time and cost savings for the end user.

MOS ROM MANUFACTURING PROCESS FLOW Table 1

Wafer Oxidation Nitride First Mast (Gate Mask) Etch Second Mask Implant Polysilicon Third Mask Oxidation Fourth Mask (Contact) Etch Metallization Fifth Mask Glassification Sixth Mask Test Assemble Ship



ROM VS DISCRETE LOGIC COSTS

ROM Capacity		Functional		Estimated
(Total Bits)	ROM Cost	IC Gates	ICs	IC Dollars
8K	\$7 to 8	500 to 999	50 to 99	\$20 to 39
16K	\$8 to 9	1000 to 1999	100 to 199	\$40 to 79
32K	\$16*	2000 to 3999	200 to 399	\$80 to 159
64K	\$20*	4000 to 7999	400 to 799	\$160 to 319
*Projected cost				

COST CONSIDERATIONS

Consider a typical microprocessor system and what ROM can provide in terms of cost savings over discrete logic and EPROM. Assume that a single gate function can be replaced with eight to ten bits of ROM and that most of today's transistor-transistor logic (TTL) integrated circuits (ICs) contain on the order of ten functional gates having an average selling price of \$0.40. The typical microprocessor system contains 20K bytes of ROM. Table 2 compares the costs of ROM versus discrete logic.

From the table, one 16K (2048×8 -bit) ROM can replace 100 to 200 TTL packages. Depending on the total quantity of ROMs required, it can be seen that they are a cost-effective alternative to discrete logic.

Additional savings are possible when ROM is used. Board area is reduced, which lowers material cost; fewer packages reduce insertion costs; and, with smaller boards and fewer interconnections, the cost of incoming inspection is also decreased. When board troubleshooting costs go down, overall system reliability increases.

At this time, the largest cost-effective EPROM size available is 1024 x 8 bits or 8192 total bits. However, there are many 2048 x 8 bit, or 16K ROMs available. At an average selling price of \$16/EPROM and \$8/ROM, it is evident that ROM remains the most cost effective solution. For every two 8K EPROMs, only one 16K ROM is needed. The disadvantage of ROM in small quantities is the mask charge (usually \$500 to \$1000). In larger production quantities, the mask charge is waived when a minimum number of parts have been purchased (typically 500 to 1000 pieces/pattern).

KEY PERFORMANCE

With faster and more powerful microprocessors entering the market, ROM performance is more important than ever, especially since ROM has typically been the limiting factor in system processing

speed and operation. When 16K ROMs were introduced several years ago they were fairly slow, with access times ranging from 550ns to well over 1.0 μ s. These ROMs made it difficult to take advantage of the full speed capability of newer microprocessors. If processing speed was paramount, the designer usually selected bipolar ROMs, which possess fast speed but have high power dissipation. Density costs are also higher.

Newer MOS ROMs (such as the MK34000, and and 36000) provide the system designer with both speed and density. Access time is 300ns worst case, specified over the full power supply and temperature ranges. In addition, since many microprocessors now have only a single power supply requirement (5V), the trend in 16K,/32K/64K ROM designs is also slanted to this single voltage. Most vendors offer a $\pm 5\%$ supply voltage tolerance and at least one specifies $\pm 10\%$.

OTHER PARAMETERS

Many ROM-based memory applications are subject to various detrimental environmental conditions. For instance, an intelligent data entry terminal used on a busy outdoor loading dock could be exposed to vibration-generated electrical noise, extreme temperature variations from -20 to $125^{\circ}F$ (-28 to $51^{\circ}C$), machine-generated noise, and power line fluctuations. Critical ROM parameters, such as temperature range, input levels, output drive, power supply tolerance, and power dissipation, are being accommodated by innovative memory design and processing techniques to optimize performance and reliability.

Extensive use of ion implantation as a means of controlling circuit zero bias threshold voltages is now prevalent. One ROM vendor uses a substrate bias generator, often called a charge pump which results in much wider operating tolerances. Input levels of 2.0V, ±10% power supply tolerances, wider operating temperature ranges, faster access times, and lower power dissipation are now available.

MOS ROMs UPDATE Technical Brief

Important data sheet parameters that a designer should examine when specifying ROMs are listed in Table 3. Of course, which parameters are important to the individual designer depends entirely on the application. In the loading dock example cited previously, temperature range may be the most critical. In a military airborne application, temperature range and power dissipation would be most important.

IMPORTANT DATA SHEET PARAMETERS Table 3

General

- Absolute maximum voltage ratings voltages beyond which parts are likely to be destroyed
- Absolute maximum temperature operating and storage temperatures beyond which parts may be permanently damaged
- "Recommended" operating conditions— operating conditions that the manufacturer requires for proper operation
- DC parametrics— current and voltage parameters at specified conditions
- Timing diagrams part timing specifications essential for system design
- Capacitance specifications particular input and output specifications required to avert drive problems
- Package specifications— pin-outs and package mechanical data for layout and environmental requirements

Specific

- Voltage and current levels input and output low and high voltage and current levels on all inputs and outputs
- Power supply regulation detailed power supply regulation specifications
- Output capacitance test value this value determines maximum number of parts which can be strung together and still meet specifications

Standby and output leakages

Input and output leakages

- Timing parameters all timing parameters required to totally specify system operation
- Input methodologies ROM's truth table should indicate accepted input methodologies including card, tape, or transmit formats
- Operating temperature specifications should allow for proper system margins after enclosure temperature rises are taken into account

CHARGE PUMP TECHNIQUE


Although the ROM charge pump technique has been utilized for several years, a new design approach has evolved (Fig 3). The charge pump is an on-chip bias generator that is used to shift the thick-field thresholds (V_T) to their proper operating levels, as well as to reduce junction capacitance of the circuit. In dynamic RAMs, an external VBB power supply is used for this purpose. This fixed value bias is useful, as such, but it does not compensate thresholds over temperature. In the MK34000 and 36000 ROMs (16K, and 64K respectively), the charge pump approach does temperature compensate thresholds by utilizing a method of V_T feedback. A threshold detector compares V_T values of the circuit with an on-chip voltage reference (VR). VCC supply rather than being V_T dependent. Normally, the V_{CC} supply can be held according. specified temperature range; thus, the reference will also remain constant, keeping VT constant. Even if the supply voltage changes, the reference voltage will cause the effective V_T to be within its operating range for a particular supply potential.


The bias generator is actually an on-chip gated oscillator (A) that, when operating, "charges up" the substrate capacitance of the chip with a negative potential. The threshold detector will turn the oscillator on or off if it detects either an inequality or an equality, respectively, of V_R and V_T . This is especially important for V_T versus temperature. Typically, as temperature goes up. V_T goes down; with normal process tolerance included in the total V_T, this could severely limit the allowable specified levels and temperature range. The threshold detector is sufficiently accurate so that it can compensate for small changes in V_T during normal operation of the part. Fig 4 shows the behavior of VT, VBB, and compensated V_{TC} over an extremely wide temperature range. The outstanding feature of the compensated V_T curve, is that it is flat over a significant range in temperature. It can be shown that the overall effect is an improvement in system margins, improved yields, and reliability. This is all possible with no increase in chip size and an insignificant increase in power supply current (typically 1 mA).

SYSTEM RELIABILITY

Replacing many random logic circuits with a single MOS ROM not only makes good economic sense, but also significantly increases reliability. Printed circuit (PC) board area is reduced along with a multitude or system interconnections. It is possible for a single ROM to eliminate 2000 interconnections when bonding wires and PC board etches are taken into account. This means fewer chances for opens, shorts and layout problems. When using ROMs, troubleshooting is


ON-CHIP SUBSTRATE BIAS GENERATOR Figure 3





Simplified circuit diagram of an on-chip substrate bias generator which utilizes a method of V_T feedback. Circuit will only generate a negative bias when V^T does not equal reference voltage. When operating, circuit draws a minimum amount of power while requiring no additional layout space on chip.

OPERATING MARGINS Figure 4



By comparing curves showing V_T versus ambient temperature for circuit with and without substrate bias generator, it can be seen that operating margins of a noncompensated device may be quite limited. By utilizing V_T feedback method of device operation, V_T can be held constant over significantly wide temperature range. Plot also shows V_{BB} versus temperature with generator operational.

Table 4

simplified because there are fewer components, interconnects, and contacts.

In addition, vendors have learned techniques for lowering the power supply current requirements of ROMs. One method utilized is a static matrix with dynamic or "edge activated"* control circuitry. The MK36000 ROM, for instance, draws a typical average current of only 40mA, compared with 80mA typical of a comparable density totally static device. When supply current is low, chip temperature is low and reliability is enhanced.

Many vendors now offer enhanced reliability screening as an option. This screening may include temperature cycling for detecting die- and bond-related problems, and also fine and gross hermeticity testing. In addition, many offer an option on burn-in to weed out infant mortalities. Extended temperature range 16K ROMs are available, as well as devices processed to MIL-STD-883A, Level B. Table 4 lists the 100% screening requirements called out by this specification. While this screening has historically been reserved for military applications, more users are requiring it as a matter of course. Screening of this type means that the user receives the highest reliability possible in his parts.

SCREENING REQUIREMENTS SPECIFIED FOR MIL-STD-883, CLASS B

Test	Method	Condition	Test Level
Visual	2010.2	Condition B	100%
Stabilization Bake	1008.1	Condition C 24h at 150 C	100%
Temperature Cycle	1010.1	Condition C -65 to 150°C 10 cycles	100%
Centrifuge	2001.1	Condition E 30k Gs YI Plane	100%
Hermiticity Fine	1014.1	5x10 ⁻⁸ Atm-cm ³ /s	100%
Gross	1014.1	Condition C	
Pre-Burn-In Electrical Test	Static and Dynamic Tes		Mfg's Option
Burn-In	1015 (Dynamic Operating)	Condition D 160 h min at TA=125°C	100%
Final Electricals	Static and Dynamic per Data Sheet		100%
Quality Conformance	See Mfg's Quality Spec	ification	Sample
External Visual	2009		100%


COMPARISON OF SEVERAL AVAILABLE 16K ROMs Table 5

Parameter	Mostek MK34000	American Micro Systems S6831B	General Instruments R03-9316A/B	Intel 12316E/8316E	Motorola 68316E	Synertek 2316B
Input Voltage High (V _{IH}) Low (V _{IL})	2.0 V min 0.8 V max	2.0 V min 0.8 V max	2.2 V min 0.65 V max	2.4 V min 0.8 V max	2.0 V min 0.8 V max	2.0 V min 0.8 V max
utput Voltage High (V _{OH}) Low (V _{OL})	2.4 V at 220µA 0.4 V at 3.3 mA	2.4 V at 100µA 0.4 V at 2.1 mA	2.2 V at 100 µA 0.45 V at 1.6 mA	2.4 V at 400µA 0.4 V at 1 mA	2.4 V at 220µA 0.4 V at 1.6 mA	2.4 V at 200µA 0.4V at 2.1 mA
Power Supply Current (I _{CC}) OUtput Leakage Current	60 mA max 30 mA typ 10 <i>µ</i> A	TBD max 30 mA typ 10 μA	110 mA max 90 mA typ 10 <i>µ</i> A	120 mA 10 <i>μ</i> A	130 mA 10 <i>µ</i> A	98 mA max Τγρ 10 <i>μ</i> Α
Input Leakage Current	10 μΑ	2.5 µA	10 μΑ	10 <i>μ</i> Α	2.5 µA	10 <i>µ</i> A
Power Supply Voltage	5 V ±10%	5 V ±5%	5 V ±5%	5 V ±5%	5 V ±5%	5V ±5%
Access Time Referred to Addresses	350 ns	450 ns	450 ns	450 ns	500 ns	450 ns
Chip Select To Output Delay Time	175 ns	200 ns	200 ns	120 ns	300 ns	250 ns
Chip Deselect To Output Delay Time	150 ns	150 ns	200 ns	100 ns	175 ns	250 ns
Operating Temp Range	0 to 70°C	0 to 70°C	0 to 70°C	0 to 70°C	0 to 70°C	0 to 70°C
Extended Temp	Yes	Yes	Yes	NA	Yes	NA

STANDARDIZATION

Standardization has resulted in several important advantages. Previously, different pin-out images, various data input formats and media, and different circuit operating modes made system design difficult. ROM vendors have now realized that future product upgrading has significant market value. Also, products that have a second source are more likely to succeed in the highly competitive memory market.

At the present time there are 1024×8 and 2048×8 bit EPROMs, 1024×8 ROMs, 2048×8 ROMs, and the newer 4096×8 and 8192×8 bit ROMs. All vendors sourcing these devices have chosen a standard pin-out configuration (Fig 5) to ease the designer's task in system upgrading.



Manufacturers of 8K and larger density MOS ROMs have standarized their pin-out sequences. Significance of these pin images is that they are upgrade pin-compatible with presently available 1024 x 8 and 2048 x 8 EPROMs.

A designer that implements a standard 8K or 16K EPROM can easily change to an 8K, 16K, 32K or 64K ROM by simply using strap options on his standard board. A change from an 8K EPROM to an 8K ROM involves only opening the VBB supply line to pin 21, opening the VDD supply line to pin 19, and altering the function of pin 18 from PROGRAM to CS/ $\overline{\text{CS}}$ (see Fig 6). This can be done on either the ROM or the card edge connector. The N/C (no-connect) option available on some 8K ROMs makes even this unnecessary. Upgrading to larger ROMs involves interchanging chip selects and address lines.

Second sources are now plentiful. While performance compatible ROMs are not always available, vendors are making progress along these lines. Some of the presently available 8K and 16K EPROM pin-compatible ROMs are analyzed in Table 5. The point of the analysis is that the devices listed are basically similar with the same pin-out, method of operation, and general characteristics. Not only do the manufacturers benefit but so do the users.

Standard input formats and media for ROM data have been problem areas. Not long ago, a vendor would accept data only in his format (ie, hexadecimal or octal) and only on card decks. Now virtually any form of transferring data is acceptable. For example, data have been transferred to ROM from media as diverse as telephone data links, EPROMs, and paper tapes. Table 6 lists some examples of the currently available methods of media data transfer. As can be seen from this table, the designer may put his ROM data into essentially any form. The possibility of error is reduced because no conversions of the data need be made to other media to accommodate different vendors.


ACCEPTABLE FORMAT AND MEDIA FOR INPUT OF ROM DATA Table 6

Format	Media
Mostek	Card Deck
National	Paper Tape
Fairchild	ROM
Intel Card	p/ROM
Intel Tape	Data Link
Electronic Arrays	
Mostek F8	
Motorola 6800	

CONCLUSIONS

Turnaround time has been reduced to a tolerable level. pin-outs are being standardized, ROMs are providing larger memory capacity with higher performance, and data are more easily transferred. In the future, the greatest number of applications will most likely be in microprocessor systems. Microprocessor memory requirements continue to increase as control programs get larger and applications become more sophisticated. Concurrently the microprocessor is becoming higher performance with more control capability, as witnessed by recent 16-bit high speed devices. Today's new generation MOS ROMs are being designed to interface directly and easily while occupying a minimun of space. The importance and necessity of ROMs to system design have resulted in a continual effort by the semiconductor industry to improve performance, reliability, and cost.

EPROM AND ROM PIN CONNECTION COMPATIBILITY Figure 6



Virtually all pin connections are same for an 8K EPROM through a 64K ROM. Significant difference occurs on the EPROM $V_{\rm BB}$, $V_{\rm DD}$, and program pins. These pins in ROM are either CS/ $\overline{\rm CS}$ functions or address inputs with some manufacturers allowing no-connect options. With N/C option, EPROM can be directly replaced by ROM with no circuit change, except when using 16K or larger.





MINIMIZING THRESHOLD VOLTAGE TEMPERATURE DEGRADATION WITH A SUBSTRATE BIAS GENERATOR

By DAVID HUFFMAN/DENNIS SEGERS/BOB GREEN

Application Note

As with any MOS circuit, tight controls must be maintained on process parameters to insure that performance and reliability are maximized. This is important not only to a semiconductor manufacturer but to the user as well. The dependence of proper operation on processing is more critical in today's advanced N-channel circuits than in older generation P-channel circuits. This partially accounts for the limited manufacture of N-channel in the early history of MOS technology. Through research and experience, it has become possible to manufacture highly reliable and good performance N-channel circuits with a fair degree of consistency.

There are still, however, problems that are intrinsic to MOS circuitry that are difficult to compensate for by just controlling process parameters, in particular temperature variations. In Mostek's MK30000/MK-34000 and MK36000 (8K/16K and 64K ROMs respectively), a circuit has been incorporated with the standard design that has minimized process and temperature dependence. This circuit called a substrate bias generator, compensates for variations in the threshold voltage due to temperature excursions, aging and other conditions. While the substrate bias generator is and has been utilized on various circuits, the approach used by Mostek presents an innovative departure from the old idea.

Threshold Voltage

One of the most critical parameters in an N-channel MOS circuit is threshold voltage $(V_{\text{T}}),$ or the minimum voltage potential required to be applied to the gate of an MOS device to turn the device on. Threshold voltage can be defined by the following set of equations:

Eq. 1

$$V_T = V_{FB} + 2 \rlap/ B + \sqrt{2E_s q N_A (2 \rlap/ B)}$$

 Co
Where $V_{FB} = \rlap/ B ms + Q_{fs}$
 Co
 $\rlap/ B = kT In/NA$

Øms = metal/silicon work function

Qfs = surface charge density/unit area Co = gate capacitance/unit area

The term Q_{1s} can also be divided into several components that will help to show how it is process dependent. It would include a term for the fixed surface charge on the Si/Si O_2 interface $-Q_{ss}$, a term for oxide ion contamination $-Q_s$ and also some secondary terms which have only minor effect. Table I summarizes how each term is affected by the process.

Table 1	Fable 1						
PARAMETER	PROCESS						
NΑ	Impurity concentration in gate region.						
Ø _{ms}	Gate metal (poly silicon/aluminum)						
Qts	Crystal orientation, oxide growth technology, mobile gate oxide contamination, oxide charge due to ionization.						
Со	Gate oxide thickness, density of dielectric.						

Many different process techniques have been developed over the past few years to better control each of the above terms, so that any chosen optimum $V_{\rm T}$ can be as reproducible as possible. Mostek for example, pioneered the use of ion-implantation as a means of controlling the $N_{\rm A}$ term. Utilizing a 1-0-0 crystal orientation which has the lowest number of surface states on the Si/Si O_2 interface will minimize the $Q_{\rm Is}$ term. However, it is still very difficult to maintain a high percentage of the threshold distribution at the desired value. In a production environment a $V_{\rm T}$ distribution of \pm 250mV is generally considered to be good.

This situation presents the MOS designer with a number of problems. He must take into account the fact that the V_{τ} 's as well as other important parameters will vary considerably from their ideal values. The design must be done on a basis of worst case conditions. Therefore, the designer is forced into a trade-off position between an ideal speed-power product and circuit stability. Obviously a superior circuit design would be achievable if the designer was assured that the V_{τ} 's would always be at their optimum values over the specified operating conditions in a system.

To the system designer, threshold voltage manifests itself in many ways in the actual operating characteristics of the circuit. Input high and low levels are directly dependent upon $V_{\rm T}$. This in turn will determine noise margins of the circuit. Power supply tolerances and output drive capability also depend on thresholds. Due to the intrinsic dependence of $V_{\rm T}$ with temperature, the operating temperature range of a circuit and in turn the system is limited.

It is evident that if thresholds could be maintained at their optimum values regardless of process variations and temperature excursions, a superior I.C. is possible. As a consequence the system designer is given the greatest latitude in his design tolerances.

Controlling Thresholds with VBB


The effective threshold voltage of a MOS device can be shifted from the process controlled value defined in Eq. 1 in the following manner:

Eq. 2
$$V_{T eff} = V_T + \Delta V_T$$

The $\Delta\,V_{\text{T}}$ term is caused by the addition or substraction of an electric field at the gate region, which is generally due to some negative potential applied to the substrate of the circuit. This potential is commonly known as back bias or VBB. In dynamic RAMs for instance, a typical V_{BB} of -5 volts is used in order to shift thickfield thresholds to higher values and to reduce junction capacitances. However, until recently, the idea of making VBB variable in order to precisely control thresholds has been overlooked. Mostek has utilized this idea in all of its new ROM designs by means of an on chip substrate bias generator. This bias generator, or "charge pump" as it is often called, is capable of supplying between -.5V to -3.5V to the substrate in order to maintain thresholds at their most desirable levels. Since V_{BB} is generated internal to the device, many of the problems associated with an external VBB supply are avoided. Generally an external supply has to be well regulated and may require a special sequencing with the other supplies used. If this external V_{BB} supply is lost, the circuit may become catastrophically damaged or the longterm reliability can be adversely affected.

CHARGE PUMP

Figure 1



The charge pump is actually a gated oscillator which is controlled by a threshold detector. (See Figure 1) The threshold detector compares the thresholds of the circuit with an on chip voltage reference (V_R). This reference is not threshold dependent; rather, it is a voltage which remains at a fixed percentage of the V_{CC} power supply.

The operation of the charge pump can be understood by a careful examination of the power-up sequence illustrated in the left portion of Figure 1. When the $V_{\rm CC}$ supply is first turned on the threshold detector compares the unbiased $V_{\rm T}$'s (threshold voltage at $V_{\rm BB}$ =OV) with the reference voltage $V_{\rm R}$. The unbiased

 V_{T} 's are set by the process at about .5 volts below the optimum value. The threshold detector sees this difference and turns on the oscillator. The substrate voltage will go more negative each time the charge from C_{1} is dumped into C_{s} (the substrate capacitance).


During the first part of the cycle, device 1 turns on pulling node (A) to V_{CC} while node (B) is held approximately at V_{T} . The second part of the cycle, node (A) is pulled to ground by device 2. This forces node (B) below the V_{BB} node. Device 4 conducts and puts more charge on the substrate capacitor C_{S} . As V_{BB} goes more negative, the effective thresholds begin to rise correspondingly. When V_{BB} reaches a magnitude sufficient to raise $V_{T \ eff}$ to its desired value, the threshold detector turns off the oscillator.

During normal operation, substrate leakage will tend to decrease $V_{\rm BB}$ and thus $V_{\rm Teff}$. The threshold detector however is sufficiently accurate that it can see these small changes and again activate the oscillator in order to bring $V_{\rm Teff}$ back to its nominal level. This is shown in the right half of Figure 1.

Advantages of the Charge Pump

The advantages of a charge pump should be obvious. Because thresholds are no longer entirely dependent upon process parameters, much tighter $V_{\rm T}$ distributions are possible. Instead of $V_{\rm T}$ spreads of 400mV-500mV the circuit designer can expect to see distributions as tight as $\pm\,25{\rm mV}$. To the user this means much wider operating tolerances while maintaining optimum performance in the circuit.

THRESHOLD VOLTAGE VS. AMBIENT TEMPERATURE FOR A TYPICAL LOW VT MOS DEVICE



The most important aspect of the charge pump is how it compensates V_{T} $_{\text{eff}}$ over temperature. All MOS circuits exhibit degrading characteristics as the ambient temperature varies. This is primarily due to the intrinsic dependence of V_{T} upon temperature. Virtually every term in Eq. 1 has some linear or logarithmic temperature dependence. The overall effect of this is illustrated in Figure 2. It appears as a linear decrease of V_{T} with increasing temperature at an approximate 2.7mV/ $^{\circ}$ C rate. The limit to the operating range of a circuit can occur when the device thresholds shift to such an extent that either a DC level problem occurs within some critical inverter stage or the device no longer meets the required input or output levels.

$V \top (1 \mu A) VS.$ AMBIENT TEMPERATURE WITH CHARGE PUMP

Figure 3





Figure 3 illustrates how the charge pump helps to overcome the problem. The data shown represents values typical of measurements taken from several manufacturing lots of the MK34000. Thresholds were found to be virtually constant from -35°C (the lower temperature limit of the experiment) up to about 95°C. Beyond 95°C, substrate leakage began exceeding the current capability of the charge pump. As a result Vr's begin falling at a rate close to the 2.7mV/°C typical of any low threshold MOS device. Figure 4 illustrates how $V_{\rm BB}$ varied with temperature in order to maintain the $V_{\rm T}$'s shown in Figure 3.

VBB VS. AMBIENT TEMPERATURE WITH CHARGE PUMP OPERATIONAL

Figure 4




The real significance of the above is best seen when comparing Figures 2 and 3 on the same plot along with the limits of the distributions. This is graphically shown in Figure 5. A typical low V_T MOS device might be capable of operating over a range of thresholds from .40V to 1.05 volts. If an MOS circuit could be designed and processed repeatedly with ideal thresholds, the operating temperature range would be very wide. Since it cannot be done that accurately and consistently the operating temperature is more limited as shown by the typical MOS curve in Figure 5. For example, if it is assumed the device will not properly operate outside the .40V to 1.05V V_T range, then the

device will only operate from -6°C to +87°C. Outside of this range, the processing tolerances of the non-charge pump part do not allow proper operation.

As can be seen in Figure 5, with the charge pump working, V_T is much tighter around the nominal value.

COMPARISON OF THRESHOLD DISTRIBUTIONS FOR A TYPICAL MOS DEVICE WITH AND WITHOUT A CHARGE PUMP

Figure 5



Even with large variations in the no bias V_{T} , the pump sufficiently compensates to keep $V_{\text{T-eff}}$ well within its operating tolerances over a wide range in temperature. This means the circuit can be expected to operate over a much wider temperature limit with no significant change in V_{T} .

The result is the charge pump has its greatest effect on the input levels of a circuit. It allows the designer to process the circuit to a V_{T} level that gives the best speed/power product commensurate with the TTL level inputs. In a normal production situation on an uncompensated device, the thresholds would have to be set artificially high to allow for process and temperature tolerances on V_{T} . The following shows how the charge pump effects this situation.

In an MOS device, the lower limit that can be tolerated on V_{τ} is determined by the input low level. On a 5 volt only ROM such as the MK 34000, the lower limit on V_{τ} is set at .5 volts. This number is the lowest V_{τ} tolerable for proper operation of the part. The upper limit to V_{τ} can be determined by the following equations.

EQ 3 VTNOM=VT lower limit + DVTT + VP

EQ 4 $V_{Tupper}=V_{TNOM} + \triangle V_{TBE} + \triangle V_{TT}$ where $V_{TNOM}=Nominal\ V_{T}$ excluding tolerances

V_P=Process tolerance of V_T

ΔV_{TBE}=Change in V_T due to body effect

 ΔV_{TT} =Change in V_T due to temperature

In Eq 3 the nominal V_T will be set by the lower limit of V_T plus whatever process and temperature tolerances have to be allowed for. Using the numbers mentioned before, where $V_{P}=\pm 250 mV$ and $\triangle V_{TT}=-300 mV$ (over

range of -55°C to + 125°C centered at R.T.), it can be seen that V_{T} nominal is 1.05V. The upper limit to V_{T} would be 1.05V plus V_{P} (250mV) and ΔV_{TT} (200mV) or a total of 1.5V. The designer in this case would have to set the process V_{T} to 1.05 volts and design the circuit to operate over a range of .5 volts up to 1.5 volts.

This in itself may not be an unsolvable problem, however, the ΔV_{TBE} term has been neglected. At the upper level of V_T a problem occurs with the output high level. Equation 5 shows why.

EQ 5
$$V_{OH}$$
 max= V_{CC} - V_{Tupper} - $\triangle V_{TBE}$
where V_{CC} = 5 volts \pm 10%
 V_{Tupper} = 1.5V

If V_{CC} is taken to be at the lower tolerance (4.5V) and V_{Tupper} =1.5 volts then ignoring the ΔV_{TBE} term puts the maximum output high level at 4.5 volts –1.5V or 3.0 volts. By the time the body effect term is subtracted, the level may be below 2.0 volts which is unacceptable in a TTL compatible product.

By going thru the same analysis with the charge pump operational, and using the following numbers for V_P and ΔV_{TT} , it can be shown that the process V_T can be set at a much lower level than before.


$$V_p = \pm 50 \text{mV}$$

 $\Delta V_{TT} = \pm 100 \text{mV}$

This fact helps to optimize the speed power/product of the circuit while allowing true TTL compatibility on the inputs and high drive capability on the outputs.


Figures 6 and 7 show the distribution of input levels of uncompensated and compensated 16K ROMs. Although these are room temperature distributions, extending the temperature would tend to further widen the uncompensated distribution.

INPUT HIGH LEVELS Figure 6



INPUT LOW LEVELS

Figure 7



As was eluded to above, output drive is at least partially enhanced by the operation of the charge pump in two ways. Since V_{TNOM} is lower, the overall output drive is made larger (see Eq 5). Over temperature (particularly from -55°C to +125°C) the charge pump holds V_{T} constant, which in turn keeps output drive at a higher level.

Also with a compensated device, a power supply tolerance of $\pm 10\%$ is more easily accomplished. Again referring to Equation 5, if the upper limit of V_T is abnormally high, then the amount of tolerance on the power supply is reduced. On an uncompensated device, the V_T makes it extremely difficult to design an input stage with true TTL levels. Since the reference voltage V_R is kept at a fixed percentage of the V_{cc} supply, the output level will not decrease by the total change in V_{cc} , if V_{cc} should decrease. Rather output drive would only decrease by an amount determined by the fixed percentage that V_R is of V_{cc} .

User Benefits

The user benefits created by the charge pump are quite obvious. It is no longer necessary to utilize an external power supply (requiring regulation) to accomplish the tasks of shifting the operating thresholds and reducing junctions capacitance. The substrate bias generator performs these functions with only a slight increase in circuit power dissipation (typically 5mW) and not a significant increase in overall chip size. This saves the cost of an extra supply with a non-significant increase in the I.C. price.

The charge pump allows the circuit designer and thus the system designer greater design tolerances, as witnessed by the MK30000 and 34000 performance specifications. It gives the system designer ± 10% power supply tolerances while allowing greater output drive. This can be a significant advantage in a 5 volt only ROM. Input levels can be specified at true TTL levels providing the widest noise margins possible when used with high performance control circuitry such as standard TTL or Schottky TTL.

MINIMIZING THRESHOLD TEMP Application Note

Power dissipation is kept to a minimum while access time is the fastest of any 5 volt only ROMs available. Due to the charge pump compensating for V_T changes with temperature the specified operating temperature range can be increased to -55°C to +125°C with only minimal loss in system performance (namely access time and power dissipation).

Another important factor is cost. The charge pump narrows the VT distribution of the MK30000/34000 and MK36000 making them highly repeatable and manufacturable products. This not only reduces the device costs but increases yields, reducing the lead time for production quantities because of an increased number of available chips.



ROM Programming Guide

ROM PROGRAMMING GUIDE

It has always been MOSTEK's policy to service its customers ROM needs in the most efficient way possible. In continuing with this effort, MOSTEK has revised its ROM Procedure to better facilitate the market we serve. This new ROM programming guide and information form will insure that all pertinent information is received with the purchase order. This will reduce the unnecessary delays which develop when sufficient information is not available.

DESCRIPTION OF ROM FORM

The first part of the ROM programming form is concerned with providing all necessary customer information to MOSTEK. This will simplify any correspondence which may be necessary to complete the order in question.

The ROM generic type simply indicates the ROM series the customer wishes to purchase. This includes the following MOSTEK series:

MK 2300 Series MK 2400 Series MK 2500/2600 Series MK 28000 Series MK 30000 Series MK 31000 Series MK 34000 Series MK 36000 Series

PACKAGE TYPE

The package type must be included on both the ROM form and the purchase order to prevent parts being produced in the wrong package. Currently, all prototypes and any follow-on quantities built in Dallas will be ceramic. Remember: P = Ceramic, N = Plastic.

CUSTOMER NUMBERS

In the event the customer assigns a part number to the MOSTEK ROM selected, this number should be entered on the ROM form. This number will simplify any communication which may be necessary between the customer and MOSTEK.

SPECIAL BRANDING

Special branding of MOSTEK ROMs is possible if the instructions are indicated on the ROM programming form. But due to space and printing limitations, any special branding desired must be limited to 10 characters on one line.

CUSTOMER SPECIFICATIONS

If the customer desires different specifications for the ROM selected than appears on the appropriate MOSTEK data sheet; it is imperative that these specification changes be well documented and sent to MOSTEK as early as possible. This is important because any specification change must be reviewed and accepted by MOSTEK before the ROM order can be processed.

ROM DATA

MOSTEK will accept a number of media and formats for the inputting of programming data. This flexibility will make it easy for a customer to have his ROM order processed as quickly as possible. In all cases the actual ROM contents is preceded by four header cards or records which contain important programming information such as chip select codes, logic, and verification codes. Refer to the appropriate MOSTEK data sheet for the description of the header cards and the MOSTEK format for the actual ROM data. The following table shows the formats and media that can be most easily processed by MOSTEK. When filling out the ROM programming form, check the appropriate block under pattern media.

PATTERN MEDIA

Punched Cards: Use standard 80 column cards punched as per the applicable format. MOSTEK's four header cards must be included.

Paper Tape: Use 1", 7 or 8 bit ASCII coded paper or mylar tape. Tape records should be card images ending with a carriage return and line feed if a card format is being used.

ROMS/PROMS: On MOSTEK's ROMs of 4096 bit and larger density, PROMs of the 2708 and 2716

type or pin compatible ROMs may be submitted for the ROM contents. They must, however, be accompanied by the header cards required for the MOSTEK ROM type or that information in written form. Each PROM or ROM submitted must also be clearly marked so that no question arises as to its starting memory location.

VERIFICATION MEDIA

For pattern verification, MOSTEK can supply either a printout, paper tape, card deck, or reprogrammed PROMs. Formats of cards and tapes are as shown in the table of acceptable formats.

To insure rapid turnaround of data verification information, acceptable media and formats should be used as outlined in the tables. If another method is desired, contact MOSTEK so that all arrangements can be made and an accurate schedule can be generated. Quick turnaround of verification information cannot be guaranteed in cases where new software has to be developed. Remember, when filling out the ROM programming form, check the appropriate block under verification media.

HOW THE PROGRAM WORKS

MOSTEK's ROM program is designed for maximum safety with two verification steps that limit the liability of both the customer and MOSTEK. However, if circumstances dictate, MOSTEK is flexible enough to vary its procedures to better serve its customers.

PATTERN VERIFICATION

Upon receipt of the ROM programming information form and the ROM input data, MOSTEK engineering will re-generate the pattern data for customer verification. At this point, no liability is incurred for either party. Following customer verification, MOSTEK begins prototype production. This verification step can be waived so that prototype production begins immediately upon receipt of the input data. The time savings is the time for MOSTEK engineering to generate verification plus the time necessary for the customer to receive and verify the data. This savings is usually less than two weeks. If data verification is waived, the customer is liable for the mask charge plus the prototype parts.

PROTOTYPE VERIFICATION

The second verification step in MOSTEK's ROM Program is that of prototype verification. The prototype quantity is usually 25 parts which are considered part of the order quantity for billing purposes. After the customer has verified the prototype, in writing, as being correct, MOSTEK will proceed with the production of the total remaining order.

The prototype verification step can also be waived and MOSTEK will immediately begin production instead of prototype. The time savings gained from waiving prototype verification is usually 5-6 weeks. If prototype verification is waived, the customer is liable for the mask charge plus all work-in-process material if a customer mistake occurs.

WAIVERS OF VERIFICATION

Arrangements must be worked out with MOSTEK prior to committing deliveries based on verification waivers. If an order is accepted by MOSTEK waiving pattern verification, the quoted cycle time begins upon receipt of the input data and only a small quantity of parts will be produced as prototypes. If MOSTEK accepts an order waiving prototype verification, the quoted cycle time will begin upon notification of pattern verification.

GENERAL INFORMATION

Production capacity cannot be reserved without a purchase order. Therefore any quotes for delivery will be subject to change until a purchase order is obtained.

Moderate quantities of parts are usually available from the MOSTEK Dallas Assembly facility shortly after prototype shipments. These units will always be ceramic packages and, if delivered in less than 8 weeks after prototypes, will require a \$2.00 per unit adder in addition to the ceramic package price.

The appropriate MOSTEK price sheet contains information on order minimums and price adders.

ACCEPTABLE MEDIA								
МК ТҮРЕ	CARDS	PAPER TAPE	ROM	PROM				
MK2300P Series	Х	х						
MK2400P Series	×	×						
MK2500/2600P Series	×	Х	х					
MK28000P/N Series	Х	Х	Х	Х				
MK30000P/N Series	Х	Х	Х	Х				
MK31000P/N Series	Х	х	×	Х				
MK34000P/N Series	х	Х	X	х				
MK36000P/N	Х	Х	X	×				

READ ONLY MEMORIES

		NUMBER		ACCESS	SUPPLY VOLTAGES				POWER DIS	PACKAGE		
DEVICE ORGANIZATION	LOGIC	вітѕ	(ns)	v_{DD}	v _{GG}	V _{BB}	v _{cc}	vss	(MW) MAX	TYPE	PINS	
MK2300	64×7×5	Static	2240	1000	0	-12			+5	750	Ceramic	24
MK2400	256×10	Static	2560	500	0	-12			+5	850	Ceramic	24
MK2500	512x8 or 1024x4	Static	4096	700	0	-12			+5	950	Cer/Plas	24
MK2600	512x8 or 1024 x 4	Static	4096	700	0	-12			+5	950	Cer/Plas	24
MK28000	2048x8 or 4096x4	Dynamic	16384	600		-12			+5	1000	Cer/Plas	24
MK30000	1024×8	Static	8192	450				+5	0	TBD	Cer/Plas	24
MK31000	2048x8	Static	16384	550				+5	0	300	Cer/Plas	24
MK34000	2048×8	Static	16384	350				+5	0	330	Cer/Plas	24
MK36000	8192×8	Dynamic	65536	250				+5	0	220	Cer/Plas	24

ROM CROSS REFERENCE

MOSTEK	AMD	INTEL	MOTOROLA	АМІ	FCLD	SYNERTEK	NATIONAL	EA	G.I.
MK2500P		:		S5232			MM4232/5232		
MK2600P	AM9214			S3514	3514		e N		-
MK28000P/N								EA4800/4900	
MK30000P/N*	AM9208	2308/8308						EA2308A	
MK31000P/N		2316A/8316A		S6831A		SY2316A			RO-3-8316A/B
MK34000P/N		2316E/8316E	MCM68316E	S6831B	-	SY2316B			RO-3-9316A/B
MK36000P/N									

ACCEPTABLE FORMAT

MK TYPE	MOSTEK	NAT	FCLD	INTEL CARD	INTEL TAPE	EA	MOSTEK F-8	MOT 6800
MK 2300P Series	x							
MK 2400P Series	х				7. \$7.			
MK 2500/2600P Series	х	х	x					
MK 28000P/N Series	х					х	х	х
MK 30000P/N Series	х			х	X	×	×	х
MK 31000P/N Series	х			х	х	×	×	×
MK 34000P/N Series	X			х	х	Х	x	х
MK 36000P/N Series	х			х	x	х	х	х

^{*} MOSTEK's MK30000 operates from +5 volts only
** User must consult the applicable MOSTEK Data Sheet for timing conformance.

ROM PROGRAMMING FORM

CUSTOMER NAME	
ADDRESS	
CITY	STATEZIP
PHONE ()	
	TITLE
MOSTEK REP. OR DIST.	
ROM Generic Type	
Package Type	
Customer Part Number	
Branding Requirement	-
Customer Specification:	Yes
	No Parts to be tested to standard
	Data Sheet
Date customer spec sent to MOSTEK	
PATTERN MEDIA	VERIFICATION MEDIA
□ PROM (2708/2716)	□ PROM (2708/2716)
☐ PIN COMPATIBLE ROMS	☐ PIN COMPATIBLE ROMS
□ PAPER TAPES	☐ PAPER TAPES
☐ CARD DECK	□ CARD DECK
☐ TAPE OF CARD DECK	☐ TAPE OF CARD DECK
OTHER - NOTE 1	OTHER - NOTE 1
	NOTES: (1) Other Media Require Factory Approval
Date Pattern Data Sent to MOSTEK	
	YesNo
Pattern Verification Required by Customer	
Prototype Verification Required by Custor	mer Yes Waived
COMMENTS: (waiver explanation)	
Customer Order Number	
Date of Customer Order	
Distributor Order Number to MOSTEK	
Order Quantity and Price	
Delivery Requested/Committed	Prototypes
	Production
Date Form Completed	



MK36000 HIGH SPEED/LOW POWER 64K ROM

by Dennis R. Wilson and Paul R. Schroeder

Technical Brief

A 64K ROM using standard N-channel silicon gate technology will be described. Cell layout affords a small die area for a given number of bits, while differential sensing and dynamic clocking has permitted the combination of high speed and low power. Operating from a single 5V supply, the chip has a typical access time of 80ns and typical power of 150mW. The cell area is 0.25mils^2 ($158\mu^2$) and the overall chip area is $183 \times 190 \text{ mils}$; $4.65 \times 4.83 \text{mm}$.

BLOCK DIAGRAM OF 64K ROM Figure 1




Figure 1 shows a block diagram of the circuit, and a photograph of the device is shown in Figure 2. The chip is organized as 8K words by 8 bits per word. The memory array is divided into four 16K quadrants, each containing the data for two outputs. The column decoders provide a 1 of 32 selection and the row decoders a 1 of 256 selection.

The schematic diagram of the basic cell and the interfacing differential sense amplifiers is shown in Figure 3: photograph of cell appears in Figure 4. The small cell area was achieved by sharing not only the outputs of each cell, but also by sharing the virtual ground line between cells, resulting in only 1/2 contact per memory cell. Programming of information in the array has been achieved by selecting which devices in the array receive a threshold modifying implant.

The negative going edge of $\overline{\text{CE}}$ starts an internal timing chain of dynamic clocks. These internal timing edges latch in addresses, which provide dynamic X-Y decoding, and transfer data through a set of differential

amplifiers and latching flipflops to the output buffer. The chip then automatically goes back into precharge mode except for the static output buffers which trap data until the positive going edge of \overline{CE} open-circuits the outputs.

The memory cell and differential amplifier shown in Figure 3 operate as follows. During precharge (CE high), all data buses, output buses, and column lines are clamped to the 5V supply, VCC. This is done with depletion transistors to avoid a threshold voltage loss. The negative-going edge of CE starts the internal timing clocks bringing the precharge clock, PC, to ground which leaves the data lines floating and equilibrated at V_{CC}. After decoding takes place, the selected poly row line is driven to VCC, applying gate drive to both the reference cell transistor T11, and the memory cell transistors, T8, T9, and T10. For this example, assume that the cell transistors are programmed to a "0" or low threshold. Both the selected column, COLN and the reference column are pulled to ground (Vss) turning on the reference transistor T11 and a pair of cell transistors, T9 and T10. The reference data line, node 22, and the two data lines, nodes 11 and 13 begin to discharge. The widths of the cell and reference transistors are in a ratio such that the cell transistors, T 9 and T10, discharge the data lines at about twice the rate as the reference transistor, T11, discharges the reference data line. At the same time COLN is discharging to ground, the differential amplifiers are activated through devices T3 and T6. As a signal difference developes between the reference data line. node 22, and the data lines, nodes 11 and 13, the differential devices T1 and T2, and T1 and T5 produce true and complement data on the output bus lines. nodes 17 and 18, and nodes 19 and 21. When a few hundred millivolts of differential signal is available on the output buses, this information is latched by cross coupled flipflops in the appropriate output buffer. This information then steers the output clock enable signal to either the pull-up or pull-down drivers of the output buffer. If a "1" had been programmed into the cell, the cell transistors would have had a high threshold and the data lines in the array would remain high. This would produce complement data on the ouput buses.

For every column access, a pair of cells and differential amplifiers are activated. The memory array is split into four 16K blocks, each of which provides two outputs of the 8K words by 8 bits per word configuration. The diodes T3, T6, and T7 in the differential amplifiers serve to prevent adjacent amplifiers from becoming active when a particular column line is accessed. The depletion clamp, T17 serves to hold the adjacent column line at Vcc, further avoiding potential noise contributions from adjacent cells.

Figure 5 shows a photograph of typical access time for nominal supply and temperature conditions and Table 1 shows a summary of the device characteristics.


TYPICAL CHARACTERISTICS OF 64K ROM Table 1

Technology N Si Gate Cell size 0.25 mil²

Die size $183 \times 190 \, \text{mils} \, (34.770) \, \text{mil}^2$


PHOTOGRAPH OF 64K ROM

Figure 2




SCHEMATIC OF ROM CELL AND DIFFERENTIAL AMPLIFIERS


Figure 3




PHOTOGRAPH OF ROM CELL Figure 4

OSCILLOGRAPH OF MEMORY ACCESS TIME Figure 5





\	
TECHNOLOGY	



MOSTEK.

NEW GENERATION SEMICONDUCTOR MEMORY DEVICES

By DR. PAUL SCHROEDER

Technology

Semiconductor memory is an area which has been characterized by dramatic and revolutionary technology development. This process has led to the current generation of highly sophisticated memory devices which today offers the user greater density, performance and reliability than ever before at lower cost. While some signs of maturity in this field are now becoming discernable — particularly in the quality of design and product reliability — the pace of innovation seems little diminished. A host of recently or soon to be introduced new products provide the user a new generation of devices with superior characteristics for a wide spectrum of applications.

In this paper an overview of the status of process technology will be given first. Then individual areas of memory development will be examined with the intent of assessing the current state-of-the-art and providing some insight into where next generation efforts might lead.

Technology Status

Because of its market size and the importance of scale of integration, memory is unique in its capacity to support new process and device technologies. As a result, hardly a new technology is invented which is not immediately applied to some memory device. Nor is it likely that a major new device is designed which does not require a special process technology to build it. Today, supporters can be found for a variety of technologies which, in addition to standard NMOS and bipolar, include 12L, CMOS, DMOS, VMOS, SOS, as well as a number of CCD structures. However, the overwhelming bulk of mainframe and general purpose devices utilize NMOS silicon gate or some variant thereon (such as two level poly). High performance versions, which employ shallow (preferably implanted) source drain regions and scaled device dimensions are beginning to appear which may significantly challenge bipolar in the very high speed (< 50ns access) range, although the fastest speeds are still the exclusive preserve of bipolar devices.

At the opposite end of the spectrum, extremely low power static memories have been introduced which employ NMOS silicon gate

augmented with high impedance poly resistors. Memory cells implemented in this technology have standby currents comparable to CMOS while retaining the cost and speed advantages of the simpler NMOS process. Because of these it is likely that this form of NMOS will largely displace CMOS in the low power/battery back-up RAM market.

While NMOS silicon gate retains its preeminence as the mainstream memory technology, a number of challengers cannot be ignored. Newer forms of bipolar structures, particularly I²L, are being used to achieve cell areas comparable to those in MOS. Dynamic concepts, previously an MOS exclusive, are now being introduced to bipolar. If these efforts are successful, the cost and density edge of MOS could be reduced. However, the gap is sufficiently great that it is unlikely that a major technology shift to bipolar will occur for main memory applications in the near future.

Another technology receiving current interest is VMOS. By using a vertical structure and anisotropic etch techniques, very short channel, high density MOS structures can be fabricated. Speeds comparable to those of bipolar devices have been achieved. Unfortunately, the level of process complexity required is high, and it is questionable whether acceptable reliability and yield can be achieved for LSI devices.

Other technologies such as DMOS and SOS, have found only limited interest or application to memory.

For the future, it appears that NMOS silicon gate will continue to dominate as an area of development activity. Efforts are underway to push to higher performance levels by reducing gate oxide thickness and other dimensions, along with the use of all-implanted shallow diffusions. These developments are expected to increase MOS speeds by as much as a factor of two beyond those presently achieved, even keeping conventional optical lithography. Further out, much more dramatic advances, both in performance and density, are expected when electron beam processing becomes a reality. A first solid step in this direction has now been taken with the commercial availability of E-beam mask exposure systems. Direct wafer processing, however, remains a number of years off, despite a number of laboratory systems which have existed for some time.

Let us next look at some of the product areas where these technologies are or will be applied.

Static RAMs

Several product areas show particularly strong activity as indicated by new product introductions. This is especially true of 4K static RAMs. Two main lines of development have emerged, one aimed at speed and the other power. In the high speed area, sub-50 nsec access time is the universal goal and both MOS and bipolar devices are or will soon be available. Parts in this speed range are generally asynchronous (no chip-enable clock) and high powered (~500mW dissipation).

However, by using the chip select input to gate power to selected internal circuits, a reduction of standby power to one tenth that of active has been achieved. Characteristically, the circuits used in these high speed parts are relatively simple, the burden of performance being placed on the process technology.

In the area of low power, 200 ns access devices have been recently introduced which provide dramatic power reductions over previous NMOS statics. This advance has been made possible by two new developments: (1) the successful implementation of a static cell which employs near-intrinsic polysilicon load resistors and (2) the application of dynamic circuit techniques to the peripheral circuitry. The high impedance loads permit static cell operation at current levels comparable to PN junction leakage. Consequently, virtually all power is dissipated in peripheral circuitry. This dissipation is, in turn, reduced to very low levels (without sacrificing speed) by using the same dynamic circuit techniques that have been used in dynamic RAMs. This clocked CE approach thus provides low active power (~50mW typically) with even lower standby power. For those applications which require data retention under battery-backup conditions for prolonged periods, additional power reduction is possible at reduced supply voltages. It is expected that further improvements of these devices will take place, particularly with regard to speed. Sub-100 ns access performance is possible with advanced but existing technology and efforts to achieve these speeds are underway.

ROMs and PROMs

The next big step in ROMs soon to hit the market will be devices at the 32K and 64K levels.

Cell area in these ROMs is 0.25 mil² or less, which represents about a factor of two reduction from previous designs. As in the case of static RAMs, application of dynamic circuit techniques provides a means of achieving much higher performance, both in terms of higher speed and lower power, than is possible with more conventional approaches. Typical operating power in one recently announced 64K ROM designed with a clocked CE should be well under 100mW in the active mode and approximately one fourth that in standby. Access speeds in the 200ns to 300ns range are achievable with such NMOS devices.

While the density in ROMs has quadrupled, that of new generation EPROMs has also increased, although only by a factor of two. New 16K devices are now available, either as three supply (+12V, +5V) versions, or as 5 volt single-supply parts (for read mode). While 5 volt operation is highly desirable, particularly in microprocessor systems, the multisupply versions offer easy upgrade of systems already designed for the older 8K devices.

Dynamic RAMs

For the moment, most of the controversy that has historically accompanied dynamic RAM progress has settled down with industry consensus on a single 16K (as well as 4K) multiplexed specification. Higher speed versions of these parts have been introduced recently with access times of 120ns. Even faster versions are in development and may be expected soon.

Most of the interest in this area now focuses on what is coming next and how soon. Generally, industry expectations are that the next major product will be at the 64K level, that its characteristics will be similar to the present 16K, and that parts will become available in the 1979-1980 time frame. The probable die size is anticipated to be in the range of 40,000 to 50,000 square mils.

However, the most desirable product or that which will emerge may not correspond to these projections. Some key questions that need to be answered are: How should the next part be organized — 64K x 1, 16K x 4, or other? How should the part be packaged? What values of supply voltage (and how many) are optimum? Should the inputs be TTL compatible, or ECL? What speed-power tradeoffs are there? Is a universal part possible or are different designs and organizations essential for different applications? The answers to these questions and others, if not assessed properly, may cause as much confusion in the next major dynamic RAM product as occurred in the early 4K days.

CCD's

Serial CCD memories have now emerged at the 64K density level. However, the big question that still remains is whether a major market for CCD serial devices will actually develop. Die size for these new 64K parts are generally very large by current standards and involve rather complex processing. Consequently, the costs of these devices might not become low enough to be attractive for widespread applications. It seems possible that any big market for these CCD memories will wait until smaller cells, substantially faster operation, less expensive fabrication, or higher density, perhaps at the 256K level, allow the economics to become more attractive.

Conclusion

NMOS continues to be the dominant technology in semiconductor memory, with more advanced forms moving into both higher speed applications previously served only by bipolar and into some very low power areas which, up until new, were exclusively CMOS. While the fastest memory components are presently bipolar, it is significant that NMOS performance has relatively more to gain from anticipated future progress in reducing device dimensions.

The move to single 5 volt, clocked operation is becoming evident among most types of memory devices. Asynchronous operation will remain desirable only in the highest speed products where considerations of system skew become extremely important.





EVOLUTION OF MOS TECHNOLOGY

Technical Brief

ABSTRACT


In the past decade the computer industry has witnessed the introduction and domination of the MOS RAM. Technology changes from PMOS to NMOS occurred with storage mechanisms going from 3 elements to 1. Density, correspondingly improved by a factor of 16 times while performance improved by a factor of 2. In this time frame devices evolved from complex interface requirements to simple TTL circuitry. These remarkable performance/density improvements were achieved with clever process and design innovations. Techniques used in the past have reached their limit with ROM at 64K, dynamic RAM at 16K and static RAM at 8K, A new technology will need to emerge to permit further density improvements for the future. Process and design techniques of the past and future will be discussed with attention paid to products and applications they will serve and create.

INTRODUCTION

The first density increment of MOS RAM to gain wide acceptance in the computer industry was the 1K device. The 1K device utilized P-Channel MOS technology due to the more tolerant nature of the process. Unlike its predecessors the 64 and 256 bit RAM, the 1K devices incorporated all decoding circuits on the chip. The 1K market was dominated by the 1103 from Intel and the 4006 from MOSTEK. The 1103 and 4006 were both dynamic memory devices using a small capacitor to temporarily store data. This storage technique required a periodic refreshing to retain data. The 1103 required high level clocks and complex timing considerations while the 4006 was designed for TTL compatibility and minimal timing requirements. The 1103 became the dominant part and was still being consumed in volume last year. The 4006 pinout was used by a static RAM of 1K bits. This device generically known as the 2102 has enjoyed enormous usage.

The 1103 and 4006 utilized a three transistor cell for bit storage. These cell configurations are illustrated in Figure 1. The primary difference in these cells being separate Read, Write, buses required by the 1103. These devices, the most dense of their generation, packaged 1024 bits of RAM in approximately 20K sq. mils of silicon. The 1K device promised ease of implementation when compared to core, and flexible

INTEL 1103 AND MOSTEK 4006 Figure 1




modularity as well as long term cost savings. However, due to unforeseen design complications these devices initially did not achieve thier goal. The 1K RAM started the displacement of core. The next generations, the 4K and 16K dynamic RAMs, all but completed the task.

The 4K device, which became the next generation of semi-conductor memory, introduced to the world a wide variance in circuit types available. There were at least 5 major designs available to confuse the user. These were two differently pinned 22-pin devices, two differently pinned 18-pin devices, and a "mayerick" 16-pin device which many people thought would never make it. As we all know today, the multiplexed device survived and in fact went on to become the industry standard. This standard pin configuration is presently being utilized in the 16K device as well as its successor the 64K RAM. The first 4K devices utilized a 3 transistor cell similar to that of the early 1K devices. However, N-channel MOS was the technology of all 4K devices rather than P-channel. The inherent advantages of N-channel such as low thresholds for TTL compatibility, faster inherent speed, and greater density, created the incentive needed to develop the required process capability.


The early 3T 4K devices did not survive and were rapidly replaced with the second generation 4K, which utilized a single transistor and capacitor for storage to greatly enhance density. The major problem to overcome with this cell was the small amount of signal available for detection. Several sensing

schemes were developed to handle this problem. One technique utilized a single ended sense amplifier. The balance technique had far better characteristics and became the dominant technique which is utilized today. These different sense configurations are shown in figure 2. It must be appreciated that without development of these sense amplifiers the single transistor cell would not be possible. MOSTEK combined an innovative layout scheme with the balanced sense amp to permit use of active rather than passive load circuits for writing through the sense amplifier. This has resulted in a halving of the dynamic RAM's power dissipation. The 4K devices were well accepted by the user community and slowly but surely began a long but continuous displacement of core memories.

BALANCED SENSE AMPLIFIER




SINGLE ENDED SENSE AMPLIFIER Figure 2b




The MK 4096 introduced by MOSTEK in 1973 established the industry standard pin out. The successor to the 4096 was the revolutionary MK 4027 from MOSTEK which dramatically reduced the die size while dramatically improving the speed. The 4027 set new standards within the industry and established the specification standards that have to be met. The 4027 utilizes MOSTEK's process known as Poly I. This process utilizes a single transistor cell which has an area of about 1.008 mil². The successor to the 4027 is MOSTEK's MK 4116, 16K dynamic RAM. The 16K was made possible by the Poly IITM process which reduced the single transistor cell size to .55 mil². The Poly IITM process utilizes two levels of Poly in the cell location. The implementation of this cell is shown in figure 3.


MK4116 CELL LAYOUT

Figure 3a



MK4116 CELL AND CROSS SECTION






RAM density improvements in the past have come from both circuit and process innovations. The graph of figure 4 shows the evolutionary decrease in the number of devices per cell as a function of density increase. Today we are at a minimum cell configuration, one transistor and one capacitor. The Poly II (TM) process permits packaging the capacitor and transistor in the space of only one device, since no layout space is required to separate these components as in the Poly I process. A further decrease in

the number of components or improvements in layout seems unlikely. Process innovation will, however, continue. In devices through 16K a two dimensional shrinking of dimensions has been employed along with circuit improvement to create a manufacturable die size.


DEVICES/CELL VS BITS/CHIP



SQUEEZING

In the past device density has increased by reducing the number of elements per cell as well as a two dimensional reduction in geometry. The two dimensional reduction results in a "squeezing" of signal lines and spaces. The graph of figure 5 illustrates the storage cell area advantage gained by this technique.

MEMORY CELL AREA VS BITS/CHIP




The slope in the graph lines indicate the squeezing mechanism while the verticle steps show cell element reduction. The one anomaly to this lies in the 4K region. Significant area reduction here was achieved by going from the MK 4096 metal gate single transistor cell to the silicon gate single transistor cell of the MK 4027. This required a major technology improvement as did the Poly II (TM) process of the 16K.

Two dimensional squeezing has been used on all previous generation products. Reductions of up to 40% have been realized, for a given design, using this technique. The chart of Figure 6 illustrates the die size and technology evolution of several major products from MOSTEK.

RANDOM ACCESS MEMORY DENSITY EVOLUTION

Figure 6



Looking back historically, the replacement of each generation MOS RAM by its successor has taken place by introducing a new memory cell of about one half the area of its predecessor and by tightening design rules used. As a result die size has increased by about a factor of 2 while the number of bits per chip has increased by a factor of 4. It is interesting to note that in evolving from a 64 bit device to a 16K device the RAM circuit density has increased by a factor of more than 60.

The devices per cell now stand at an effective 1, due to the Poly II process. It therefore seems unlikely that a further density improvement will happen here. The next generation will require significant improvement in the remaining area of impact, that is, device geometries. The technique which currently looks the most promising, and is being pursued by multiple companies, is known as scaling.

SCALING

Scaled process technology will be the process which permits the next generation of semiconductor components. "SCALED" refers to circuits in which all physical dimensions, horizontal and vertical have been reduced by scaling factor, as has the operating voltage. This differs from the "squeezing" previously discussed in that 3 dimensions rather than 2 are impacted. Figure 7 shows three dimensional characteristics affected by scaling. In scaling theory all parameters are scaled by a factor K. For a 5 volt part scaled from 12 volts to 5 volts the scaling factor K is 5/12ths. Figure 8 shows MOSTEK's current N-MOS technology compared to resulting geometries based on applying a 5/12ths scaling factor. This approach yields "a brute force" process which will not necessarily be manufacturable. Therefore, a slight modification to the straight-forward scaling technique must be made.

SCALING THEORY Figure 7 Notage Notag

"BRUTE FORCE" APPROACH
Figure 8

Device Parameter	Current N-MOS	Scaled By	"Brute Force"
Channel Length L(,,)	5	5/12	2.1
Oxide Thickness to (A	850	5/12	354
Doping Concentration (substrate resistivity	iÑ⊾ 10' y) (10⊡cm)	12/5	2.4x10 (60 cm)
Power Supply Voltage	(V) 12	5/12	5
Junction Depth X _i (,)	1.2	5.12	.45
Lateral Diffusion Lo()	1.0	5 12	.41

The benefits of scaling are numerous. The most significant is that die area goes down by a factor of K2 permitting the next generation of products. A second benefit of scaling is that device performance increases dramatically thereby permitting the N-MOS technology to participate in a broader applications spectrum than was previously available. The process developed by MOSTEK applying scaling theory is called SCALED POLY 5.

SCALED POLY 5

Scaled Poly 5 is MOSTEK's process for the next generation of products. Scaled Poly 5 is MOSTEK's customized utilization of the scaling theory previously discussed. In the section on Scaling Characteristics, characteristics of "brute force" scaling were shown. Figure 9 gives the key parameters of MOSTEK's process.

SCALED POLY 5

Figure 9

Device Parameter	Current N-MOS	Scaled By
Channel Length L(µ)	5	2.5
Oxide Thickness to (A)	850	500
Doping Concentration N.	10"	5x1014
(substrate resistivity)	(10 ∪cm)	(30!!cm)
Power Supply Voltage (V)	12	5
Junction Depth X _i (µ)	1.2	0.4
Lateral Diffusion Lo(µ)	1.0	0.3

The modifications to "brute force" scaling were made to enhance manufacturability, performance and reliability. For example, the low substrate resistivity (6 ohm per centimeter) would result in higher junction capacity and body effect. Both are undesirable traits impacting performance. One must also consider manufacturing tolerance on parameters. This is a defi-

nite consideration when choosing a center for process parameters.

Reliability is a major concern. It was learned early in semiconductor memory days that an unreliable part cannot be applied to products. The scaled Poly 5 process has been optimized to meet MOSTEK's high standards of reliability. Scaling's impact on reliability influencers is shown in figure 10. The decrease in voltage and power dissipation will improve the inherent reliability of the device. The increase in current density shown will not impact the device due to the overly conservative guidelines used in past generations.

SCALING AND RELIABILITY

Figure 10

Reliability Parameter	Scaled by
Field Strength V/tox	
Power Per Unit Area VI/A	
Current Density I/A	
Device Power Dissipation	
Device Voltage	K +

1978 is a transition year between process technologies. At MOSTEK, all new products are being designed to work on either current process technology (5 microns) or new generation SCALED POLY 5. To accomplish this goal all new products are designed to operate on a single 5 volt power supply. All products use advanced state-of-the-art design techniques and perform very respectably on the standard process. The MK36000 64K ROM which has a typical access time of 80ns when manufactured utilizing Poly I process exemplifies this approach. This design was used as an R&D development tool for the Scaled Poly 5 process. The resulting device, termed MK 9009, has a typical access time of less than 40ns. Figure 11 gives the characteristics of the two devoies.

POLY 5 PROCESS DEVELOPMENT

Figure 11

	MK36000	MK9009
Die Dimensions	183 X 190 MILS	105 X 109 MILS
Die Area	34,770 Sq. MILS	11,445 Sq. MILS
No. of Die/Wafer (3")	170	575
Min. Poly Width	5.0 Microns	2.5 Microns
Min. Line Width	2.5 Microns	1.0-1.5 Microns
Junction Depth	1.3 Microns	.4 Microns
Access Time	80 nsec (typ)	40 nsec (typ)

SCALED POLY 5 PHOTOLITHOGRAPHIC REQUIREMENTS

We previously discussed the evolution of device/die size to achieve the level of integration required. Correspondingly, device geometries have significantly decreased. Geometry requirements as a fuction of device technology are shown in figure 12. During the evolutionary period from 1960 thru now, geometry requirements have increased by more than a factor of 5. Significant developments have also occurred in photolithographic technology to permit evolution from 1K to 16K. In 1980 our goal is to manufacture devices with two micron dimensions. A quick snapshot of typical equipment used in this segment shows

several problems must be overcome. Today's measuring equipment is accurate to a \pm 0.18 microns (10% of what is to be measured). Measurement standards are accurate to \pm 0.1 microns. The contact printers have a runout of \pm 0.75 microns on 4 inch wafers, a huge percentage of the geometries involved for future technology. Advances in this area are obviously required. These are being attacked and overcome. Methods such as E Beam as well as "step and repeat" printing are available today. These techniques have the ability to address and resolve some of the problems facing the manufacturing aspect of the next generation of technology.

GEOMETRY REQUIREMENTS

Figure 12

Leading	1960	1965	1970	1975	1980
Technology	Discrete	Digital	P-Mos	N-MOS	Poly 5
Line Width (Microns)	10.0	7.0 - 9.0	5.0 - 8.0	3.5 - 5.0	2.0

Interconnect Metal Metal Metal Metal Poly Metal Double Level
Poly

The key to more complex, cost effective LSI is in <u>Geometry Shrink</u> and <u>Device Creativity</u>.

APPLICATIONS SPECTRUM

Circuit design and technology improvements are continuously opening up new markets for semiconductor memories. The semiconductor industry historically has decreased prices by about 28% with each volume doubling of the industries experience. Fortunately, the RAIM market has proven itself to be very price elastic, creating new opportunities at each price level, thereby permitting the necessary increases in volume to keep the trend going.

The memory applications spectrum of Figure 13 indicates the broadening spectrum of the component market. At the left most end of the spectrum, technology improvements resulting in low cost are most significant, while at the right most end performance is key. In fact, the cache and 2900 (4 bit slice) market have previously been dominated by bipolar memory due to the inability of the MOS memory to meet the speed performance required. The introduction of scaled technology is currently permitting N-channel silicon gate MOS to enter this market segment.

MOS-MEMORY APPLICATION SPECTRUM

Figure 13					PERFORMA	ANC
cost	ELECTRONIC MICROPROCESSO GAMES APPLICATIONS		MINI COMPUTERS	MAINFRAME COMPUTERS	CACHE MEMORY	
PERFORMANCE	1μS-450nS	450-200nS	250 - 150nS	200-100nS	100-30nS	
PRODUCT	RAM ROM EPROM	SRAM ROM EPROM	D RAM 	D RAM CCD	D/S RAM	


MOSTEK will soon introduce several new products which utilize state of the art design techniques as well as the scaled Poly 5 process to expand our penetration into the memory application spectrum.

NEW GENERATION PRODUCTS MK4801

The MK 4801 is a 1Kx8 very high performance static RAM. This device combines a new circuit design technique (address activation) with enhanced process technology to achieve sub 100 nanosecond performance. The circuit will have speed grades available from 55 to 90 nanoseconds, with higher performances available in 1979. As all new static RAM products from MOSTEK, the 4801 can be manufactured on the Scaled Poly 5 or Poly R process. A typical access/cycle time of 75 nanoseconds at 200 miliwatts dissipation has been measured on devices manufactured on Poly R.


The 4801 uses a unique storage cell design to achieve a very small die size. Figure 14 illustrates this cell. The cell, a mere 2 mil², yields a die size of 27,900 square mils when utilizing 5 micron design rules, ala MK 4104. The design technology used yields approximately a 2 times density improvement on the standard process when compared to current generation 4K devices. Application of the Scaled Poly 5 process reduces this die size to approximately 14,000 square mils as well as significantly enhancing performance. Results similar to the 9009 R&D project are anticipated. The 4801 is architectured for speed. The Address Activated TM interface permits asynchronous operation for the user while maintaining internal advantages of clocked circuit technology. A fast chip select path was designed to permit external decoder delays without impacting access time. The 4801 has been designed for use in all wide word high performance RAM applications.

HIGH PERFORMANCE 4801 2 MIL² STATIC RAM CELL



The MK 4118 is a sister part to the MK 4801. The part is intended for medium to low speed applications. This device was architectured with next generation as well as existing microprocessors in mind. Speed grades of 120 to 250 nanoseconds will be available. An output enable (OE) and latch (L) function has been included to permit use with common address and data I/O, 16 bit microprocessors. The MK 4118 is packaged in the industry standard 24-pin ROM/PROM compatible configuration shown in figure 15. The device is socket compatible with the 4801 and gives the user a static RAM configuration covering applications from 55ns through whatever. The MK 4118 can be used in an asynchronous mode. like the 4801, or a synchronous mode similar to the MK 4104. The part employs a function called Latch to accomplish the synchronous mode. When activated, LATCH will latch the status of the address and chip select pins. This easy to use memory packages 8K of RAM in an area comparable to a 4K device.

MK4118 PIN OUT Figure 15



PIN NAMES

AO - A9 CS DIN DOUT Vss Vcc	Address Inputs Chip Select Data Input Data Output Ground Power (+5V)	WE OE L 0 ₁ - 0 ₈	Write Enable Output Enable Latch Data In/ Data Out Port
--	---	--	---

MK 4816


The MK 4816 is a 16K dynamic RAM organized as $2K \times 8$. The RAM operates with a single 5 volt \pm 10% power supply with performance in the 100-150ns region. Designed to function in cost sensitive wide

word applications the 4816 features several functions to enhance usability. The MK 4816 features a built in refresh mechanism controlled by an external pin called refresh. The refresh has two modes of operation; when the refresh pin is pulsed from high to low then back again an internal counter will replace external addresses and a RAM cycle occurs, refreshing one row of cells. This operation is repeated 128 times every two miliseconds. For standby mode operation the refresh pin may remain active. In this mode the MK 4816 will execute a refresh cycle approximately every 16 microseconds satisfying the data hold requirements with no external stimulus. This feature greatly simplifies control circuitry needed and eliminates all address multiplexer parts.

The MK 4816 employs an output enable function for common I/O operation and an extra chip select for multi-dimension selection. The 4816 employs MOSTEK's Edge Activated (TM) interface and operates with power dissipation of only 150 miliwatts when active and 28 miliwatts when in standby. The edge activated concept inherently features the address latch function required for common I/O machines such as the Z8000 and 8086. The MK 4816 packages 2K bytes of microprocessor memory in a die size of only 29K mil². This compares with competitive products supplying the same market with die sizes of about 25K mil² for 4K of static RAM or a total of 100 mil² of Silicon for the same bit density. The MK 4118 from MOSTEK reduces the Silicon area to 56K mil². The MK 4816 is packaged in the ROM/PROM compatible 28-pin configuration of figure 16.

MK4164 PIN OUT 5V ONLY DYNAMIC RAM

Figure 16



THE 64K RAM


In 1979 MOSTEK will sample a 5 volt only sub 100ns 64K RAM. The SCALED Poly 5 process developed in

1977/78 will be employed to make the 64K RAM a cost effective, produceable part. The 64K RAM will have a die size of approximately 35,000 sq mils permitting use of the industry standard 16-pin package. The pin out and key features are shown in figure 17. The pin configuration of figure 17 indicates that pin 1 is not needed in implementing the basic 64K RAM functionality. A new feature will appear at pin 1 which has not been implemented in previous generation RAMs.

The design goal of the 64K RAM is to have 128 cycle refresh every 2ms making it compatible with its predecessor the 16K dynamic RAM. 128 refresh cycles require use of only 7 of the 8 address pins. To maintain refresh compatibility with previous generation dynamic RAMs, pin 9 (A7) will not be used as a refresh address. The 64K being a scaled Poly 5 device will use 2 micron geometries. The device's dissipation will be a low 300mw at twice the operating frequency of the 16K. The MK 4164's performance evolution will follow the graph of fig 18.

PROJECT ACCESS TIME FOR DYNAMIC RAMS Figure 18


The 64K RAM design and process represents a convergence of several developments at MOSTEK during the past several years. The techniques needed to achieve a useable 64K RAM, required several break throughs which are currently being proven on predecessor parts. Figure 19 illustrates the evolutionary process required to develop this major product.



CONCLUSION

N-channel Silicon Gate MOS will continue to dominate the memory market. New technology breakthroughs such as Scaled Poly 5 and Address Activated design techniques will permit NMOS to conquer new market segments. Smaller die sizes and increasing volumes will continue to reduce costs, thereby further expanding the market. The chart of figure 20 illustrates the memory market share by technology. In conclusion, N channel MOS will continue to expand its application spectrum and remain the dominant technology in the 80's.

MEMORY MARKET SHARE BY TECHNOLOGY Figure 20



GLOSSARY OF PROCESS NAMES

SPIN - Metal gate N channel process. (Self-aligned Poly Interconnect N-channel)

POLY I - Single level Poly N-channel Silicon gate

POLY II - Double level Poly N-channel Silicon gate POLY R - Single level Poly N-channel Silicon gate incorporating Poly Silicon Resistive loads.

SCALED POLY 5 - Double level Poly N-channel Silicon gate ion implant.



WIDE-WORD RAMS

by Sheff Eaton, Dave Huffman and Ward Parkinson

Technology


INTRODUCTION

Until recently most leading-edge memory chips have been designed primarily for large mainframe storage. To use them in microprocessor systems required not only considerable adaptation but also additional ICs to interface the memory chips. But now comes a new breed of smart memory chips—a $2-k \times 8$ dynamic RAM and two fully static $1-k \times 8s$ — specifically designed for μP applications, and cache memory uses as well.

While conventional memory chips can accept only read, write, and select commands, the smart memory devices do that and more: Besides accepting additional commands, they present parallel data on byte-wide outputs, and provide many other features for users, including the following:

- 5-V-only operation.
- Automatic power-down.
- · Automatic refresh for dynamics
- ROM/PROM/EPROM compatibility.
- Output enable (OE) command.
- Chip select (CS) command.
- Latch command—for synchronous operation.

TODAY'S MEMORY-USE SPECTRUM Figure 1



TARGET USES OF
MK4816 2K x 8 DYNAMIC RAMs AND
MK4118 1K x 8 STATIC RAMs
WITH 100-250ns ACCESS TIMES

TARGET USES OF MK4801 1K x 8 STATIC RAMs WITH 50 to 90ns ACCESS TIMES

*(BASED ON ACTUAL INDUSTRY SURVEYS; SOME ANOMALIES ARE DUE TO COST VARIANCES IN CERAM-ICS vs PLASTIC PACKAGES, AND QUANTITY BUYS) To see the design tradeoffs possible with this family, see Table 1.

The 16K dynamic MK4816 (with single-pin refresh) and the 8K static MK4118 can both be used readily with any of the present-generation and new generation MOS microprocessors such as the Z80, Z8000, 8085, and 8086. For high-performance applications, another 8K static (MK4801) provides a choice of 55, 75, and 90-ns access times.

The new parts are configured as 1024 words x 8 bits in fully static designs or as 2048 words x 8 bits in an internally refreshed format. The refresh timing cycles are supplied by the chip itself and are largely transparent to the user. Whatever the configuration, the Mostek RAMs typically dissipate a low 200 to 300 mW of power, and offer fast data access down to 55ns.

THE MEMORY-USE SPECTRUM

The impact of this family cannot be appreciated fully without noting that semiconductor memory applications cover a broad spectrum, from low-speed uses in games to very high-speed applications in cache memory. For μP applications, medium-performance RAMs generally suffice, and cost is a major selection factor. But as Fig. 1 shows, cache memory users pay a higher price for high speed.

In the center of the spectrum is main-store memory, which has relatively balanced density, performance, and cost requirements. A typical main-store memory is 32 bits wide and 1/2 to 1-million words deep. Memories this large (in fact, most memories larger than 64K to 128K bytes) warrant some sort of error-detection/error-correction scheme, which favors a "by 1" or serial-output memory device.

So far, the NMOS dynamic RAM using address multiplexing and a "by 1" bit-serial organization has been the most efficient and cost-effective for main memory. So long as the needed memory depth is greater than the depth of the available by-1 memory chips, the by-1 minimizes the number of lines, the input and output capacitances, the pin count, the board area and the cost. However, while by-1 RAMs are excellent for conventional main storage applications, they are less than attractive for many others.

The most dynamic growth over the past four years has come from electronic games and μ P-based products. Increased use of memory in such systems has been the

CHARACTERISTICS OF NEW BYTE-WIDE RAMS Table 1

Type Number	Memory Organization	Process/ Pinout	Access Time	Unique Features	Other Leading Features
MK4816	2K x 8 Dynamic	N-Channel Si gate 28 pin	100 typ.	First byte-wide dynamic First 5V only dynamic First one-pin refresh	Edge activated™ 150mW active, 25mW standby Competes with 2102 and 2114, statics, cutting cost and space
MK4801	1K x 8 static	Scaled Poly 5 24 pin	55 75 90	First 2 mil ² static RAM cell Fast as the 4K x 1 2147	Fully static, 250mW typical Double capacity at double speed, compared to 4K statics now dominant
MK4118	1K x 8 static	N-Channel Si gate 24 pin	120 150 200 250	Faster than the X8s now available	Fully static Lower cost than 4801 Competes with 2102 and 2114 static, cutting cost and space

key item in penetrating low-cost/high-volume markets. As a result, both general-purpose minis and dedicated microcomputers have come down in price while staying functionally equivalent. Indeed, CPU cost is so low in this area that μP system costs tend to be in proportion to memory requirements.

Until the 2114 (1K x 4) static RAM, it took eight 2102-type RAMS to implement 1K x 8 of memory. Before the 2114, few RAMs were designed to interface directly with a microprocessor, because chip designers concentrated on the processors themselves. Even the better RAMs would not work with all processors.

ROM and PROM grabbed a lot of attention because of their nonvolatility, which was needed for fixed instruction set storage, usually a bigger requirement than RAM. ROMs and PROMs have always been "by 4" or "by 8" because of the convenience of putting instructions in the least amount of packages.

WHY BYTE-WIDE RAMS?

Recently however, three trends have stepped up the demand for wide-word RAMs—declining cost of μPs , further improvements in memory density and cost, and the emergence of high-volume dedicated-computer markets such as the automotive market. Such applications as μP memory, CRT refresh memory, CRT buffer memory—being very shallow—all lend themselves to a "by 8" memory organization and its minimum number of packages.

Cache memory, high speed buffer memory, writable control store, scratchpad memory and terminal/communications buffer memory stress speed much more heavily than cost. Fast bipolar memories have usually been used here, at the expense of package count, cost, and high power. However, recent technological innovations such as scaling and the four-transistor (six-element) static cell concept enable MOS memories to compete with bipolar for cache.

Though cache applications have a large number of bits, there are usually a small number of words; that is, they

are wide but shallow memory matrices. For instance, a typical cache memory in a minicomputer is 32 bits wide but only 2K to 4K words deep. Clearly, a wide-word memory chip is most efficient here.


MK4816—FAST BUT LOW-COST

The MK4816 16K dynamic RAM is the first 5V-only dynamic MOS memory. It's also the first wide-word dynamic RAM, and the first RAM designed specifically for present and future microprocessor systems. Using small dynamic-memory cells offsets the cost of the slightly greater overhead circuitry required for proper operation of dynamic memories.

The MK4816 is designed to minimize the off-chip support circuits, while maintaining the internal efficiency of a dynamic RAM. Its cell size is three times smaller than in typical static cells, while its die size—29,000 mil²— approaches that of 4K static RAMs. Built with standard N-channel silicon gate technology, the device requires only a single +5V power supply.

High speed, low-power operation stems from edgeactivated dynamic logic, which produces a typical

16K DYNAMIC RAM MK4816 Figure 2



INPUT AND OUTPUT

between clock pulses. Data can be read during the selfrefresh mode since output data will remain valid throughout the self-refresh interval if CE and OE are held low.

System-oriented features include single-pin refresh, automatic refresh in battery back-up mode, and common data I/O. Full TTL compatibility is also provided on all inputs and outputs. See Fig. 2 for the pinout.

access time of 100ns at a power-dissipation of only

25mW standby and 150mW active.

The MK4816 can handle a variety of read, write, and refresh cycles. Read and write cycles are initiated by the falling edge of chip enable (CE) which also latches the state of 11 address inputs and the chip select input. In a read cycle, data become valid after one access time assuming that both CE and OE (output enable) are low. After the data are read or written, the memory returns to a precharged condition.

After it's fully precharged, the internal logic will initiate a refresh cycle, provided the RFSH pin is brought low during the previous cycle. Waveforms for this type of latched-refresh cycle, together with those for typical read and write cycles, are shown in Fig. 3. Since the single-refresh step renews the charge in only one row of the RAM matrix, 128 such steps must take place every 2ms.

Although latched-refresh operation is particularly convenient for achieving refresh in minimum time, the chip may also be refreshed simply by clocking the RFSH pin 128 times every 2ms, while CE remains high. In this as in all types of refresh cycles, addresses are generated internally and automatically incremented and stored at the end of each refresh cycle. Since the on-chip refresh function in the 4816 uses an extremely small part of chip area, it's clear that, at least for wide-word RAMs, refresh is more efficiently performed on-chip.

Ultimately, the single-pin refresh concept could be extended to fully static operation, by means of an internal oscillator to generate refresh-request pulses at fixed intervals. But this function has not been implemented on the MK4816 because of the long access and cycle times involved and because arbitration logic always has some finite probability of indecision. In such "hidden refresh" designs, if an external cycle is requested at precisely the same time as an internal refresh request, arbitration logic allows either cycle to go ahead, with the other immediately following. From a user's viewpoint, such a "hidden-refresh" device appears totally static with an access time equal to one refresh cycle time plus a normal access time.


Instead, the 4816 has a battery back-up or self-refresh mode, which is initiated after RFSH has been low for about 15 µs. During the self-refresh mode, the states of all inputs except RFSH are ignored and refresh is performed automatically through refresh-request pulses derived from an internal oscillator. A rising edge on RFSH terminates the self-refresh mode and active read or write cycles can follow after one cycle time.

The self-refresh mode, with its fully automatic on-chip timing, is also particularly useful for single-step operation, since it is not necessary to provide external refresh pulses between instructions. The memory will always refresh itself independently of the time interval The MK4816's memory matrix is structured around a single row of 128 sense amplifiers each fed by a balanced bit line loaded with 64 memory cells. Data from both ends of eight selected bits are amplified. latched and buffered into eight data I/O pins. Input addresses are derived from either the external address pins or the internal refresh counter. Refresh-request pulses controlling the refresh counter are derived either from the RFSH pin itself or the interrol oscillator, which also doubles as the charge pump for generating the negative substrate bias.


Architecturally, the MK4816 is easy to use with all microprocessors. As shown in Fig. 4, it can be connected directly to the Z80 with only one logic gate

MK4816 2K x 8 RAM

Figure 3



Built-In Control Logic Figure 4



WIDE-WORD DEVICES—A RESPONSE TO CHANGING NEEDS

As the spectrum of microprocessor applications continues to expand and as high-speed, general-purpose computers continue to grow, the semi-conductor industry is preparing for a surge in memory demand. Designing products that will ease the system designer's work, the industry is providing the most cost-effective, highest-density and highest-performance memories ever.

Bit density for semiconductor memory has increased steadily and quickly since the integration of an R-S flip-flop into the integrated circuit. In just 15 years, single-bit memories have given way to 64-K bit memories. There was one goal behind this evolution: Replace core-implemented main memory with something cheaper and smaller.

added for single-step capability. The 8085 also interfaces easily by taking advantage of the 8085's status bits (S_0 and S_1) to refresh the MK4816 following each instruction fetch.

Latched refresh is particularly easy to implement in microprocessor systems since $\overline{\text{RFSH}}$ can be delayed slightly from $\overline{\text{CE}}$ to accomplish asynchronous refresh in minimum time. The MK4816 may also be used in multiplexed data and address systems, with the $\overline{\text{OE}}$ pin for control, and in CRT systems where the normal sequential addressing automatically refreshes the memory by addressing all positions within 2ms.

While recognizing that clocked, dynamic RAMs with automatic refresh will clearly be the most cost-effective byte-wide RAM for use with microprocessors, MOSTEK has also developed two fully static 1K x 8 RAMs. Functionally alike, and identical in pinout, the 4801 and 4118 differ only in production process and in speed.

BIT DENSITY WAY UP

With a die the same size as the 4816's and using the standard N-channel production process and tolerances, the 4801 typically runs a 50 to 90ns access/cycle with typical power of 250mW. This means an 8-to-1 increase in bit density per chip over the 93415 bipolar 1K x 1, and 15-to-1 decrease in system power per bit.

Low power and high speed are achieved using a 2-mil² cell that eliminates connections to Vcc. Power is fed to the cell from the column lines, through 1-nA intrinsic poly load resistors (see Fig. 5).

This economical design limits the matrix current to just 8 μ A. Column and row decoders are modified tree decoders (Fig. 5) that dissipate only leakage current in both active and standby modes.

The key to the 4801's high speed is an ECL-style linear differential amplifier for sensing the column signal (Fig. 5). The differential amplifier's output is amplified and translated to full TTL levels with a strobed differential latch. The strobe signal, derived by sensing an address change or address activation, allows fully static ripple-through operation.

But core replacement is no longer a problem. Now the concern is differing consumer/industrial memory requirements. Where typical μP systems have a more fixed need for memory per CPU at lower cost per bit, cache and scratchpad memories require very high performance, with less emphasis on cost. The result? High-speed, but low-cost MOS RAMs-both dynamic and static.

The new dynamic and static chips are configured in a "by 8" or "byte-wide" organization. They will be effective for those applications outside main store memory where a "by 1" bit organization is either not attractive technically (because of system constraints such as power) or not efficient for implementing wide-word shallow memories.

Since a completed cycle results in automatic chip power-down until the next address change, the user doesn't have to deselect the chip, but can use the simple, fast CS. The result is a chip that is as easily used for retrofit as for newer clocked systems.

Some very useful features on both the 4801 and 4118 increase their flexibility. As shown in Fig. 10 several control functions have been added. In addition to the normal R/\overline{W} , and \overline{CS} (chip select) there is also \overline{OE} (output enable) and \overline{CS} (chip select) there is also \overline{OE} inputs may be used to simulate a clocked RAM for easy interface to any μP (see Table 2).

The 4801 and 4118 may be tied to any μ P or mini bus without SSI interface devices. The pinout, like a 2708's or 2758's may be used interchangeably with EPROMs or bipolar PROMs to assist in μ C product development (see pinout in Fig. 2).

Besides being able to interface easily in a "clocked" mode, both the devices may also be used as fully static ripple-through RAMs. The latch input may be tied high, $\overline{\text{OE}}$ low, and the part can be used to replace directly eight 93415/425s, eight 2102s or two 2114s. This means existing designs can be upgraded for improved density, power and cost.

Some conflicts occur when these common-I/O three-state RAMs are used to replace separate I/O open drain/collector products. But these are painlessly resolved by correctly using \overline{OE} , the latch input, or both. But even without \overline{OE} , and even when RAMs with access times of 50 and 90ns are used in parallel, bus conflicts are resolved on-chip. During read accesses, the outputs of the 4801 are first opened at 30% of TAA and closed later in the cycle. Similarly, the tON time transition of \overline{CS} is slower than tOFF (\overline{CS}). Holding the R/W pin low for a write cycle unconditionally opens outputs in 20ns.

The 4801 can be used with popular minicomputers that time-multiplex the address and data by having the latch input trap addresses and \overline{CS} . Data inputs are trapped on the rise of R/\overline{W} during a write cycle.

Available at speeds as low as 55ns max, the 4801 is the first high-speed, byte-oriented memory chip. Two important applications for this high-density $1K \times 8$ RAM

TRUTH TABLE FOR 4801/4118 1K x 8 RAMs Table 2

ŌĒ	WE	CS	Latch	Mode	Output	Power
L	Н	L	Н	Read Select	DOUT	Address Activated
L	Н	Н	Н	Read selected	Open	Address Activated
Н	Х	Х	Н	Chip deselected	Open	Address Activated
L	L	X	Н	Write address & CS latched until cycle terminated by WE # H	Open (D _{IN})	Active
		_	L	Latches addresses and CS at state present when latch switched low	See above	Standby

are cache and read/write microprogram memory for efficient emulation of different instruction sets with a bit-slice μ P. Both applications require fast read cycles, while caches need a fast write cycle as well. Typically, the depth of these memories is shallow, less than 16-K, with words that can be 72 to 100 bits wide. For these applications, the by-8 organization makes the 4801 ideal.

Consider \overline{CS} . There has lately been much interest in using this pin to power-down the chip on by-1 memory parts. This is done in Intel's 2147 4K x 1 but only by making \overline{CS} delay similar to tAA.

On the 4801, \overline{CS} gates the outputs only and inhibits write when disabled. Since \overline{CS} delay is just 30% of tAA, memory depth can be expanded incrementally from 1K

DATA

up without the additional delay of a decoder to allow memory expansion. Further \overline{OE} is provided to assure that three-state can be used rather than open collector and to resolve the problem of two chips being on simultaneously.

In the write mode, addresses and $\overline{\text{CS}}$ are automatically latched on the selected chip when R/\overline{W} goes low, which avoids the early write of a previously selected cell when entering a write cycle. On a typical static part, every address bit must settle and write before any bit change. But autolatch on the 4801 chip can substantially improve skew sensitivity of write timing relative to address. Further, the addresses are internally held after R/\overline{W} goes high for as long as the chip needs to complete the write cycle.

Meanwhile, the addresses on the bus may be changed in preparation for the next read or write cycle. This also relieves the address-to-write skew on the trailing edge of write.

Loading on the address lines is significantly improved by replacing eight 93415s with one 4801 or 4118. This also improves board density 4-to-1 (since the 4801 is in a 24-pin package) and pin count by 5-to-1.

The 4118 is slower than the 4801, but it's also more economical. It has the same pinout and operates in the same modes. The differences stem from the process technologies that are used to manufacture two devices.

Since the 4801 is intended for high-speed, high-performance applications, it is offered in 55, 75, and 90ns speed selections and is manufactured using Mostek's new "Scaled Poly 5" technology, which will eventually reduce chip size to approximately 14,000

MK4801 STATIC RAMs 55ns ACCESS TIME Figure 5

RPOLY

v_{ss}

ROW WORD


DATA

RPOLY

 v_{ss}

2 MIL² STATIC RAM CELL ZERO-POWER "TREE" DECODER

B=Ā0+Ā1+Ā2



CLOCKED SENSE AMP

mil². The 4118, on the other hand, will be run on Mostek's standard N-channel silicon gate production line and is intended for μ P applications calling for 10% power-supply tolerance, TTL compatibility, density, low cost, and easy interface. Its access/cycle times are 120, 150, 200, and 250 ns.

FUTURE TRENDS


Obviously, if history means anything, the trend toward higher density will continue—2K x 8 statics are under way and 16K x 1 are planned. These new static RAMs will eventually have to go to a 28-pin package, at least.

Dynamic byte-wide RAMs should also start proliferating. Since this market is geared to reducing space and cost, the dynamic, byte-wide trend may move into any of several directions. On one hand, semiconductor vendors are heavily involved in designing 64K x 1 dynamic RAMs. On the other hand, it is reasonable to expect that a family of devices will also emerge, organized as 4K x 8 and 8K x 8.

However, with rock-bottom cost and space weighing in more heavily than specific implementations, several vendors are considering clocked static RAMs with multiplexed data and address, which will reduce pin count considerably for specialized applications. With a multiplexing scheme, 1K x 8 of RAM could be in a 300-mil wide, 18-pin package.

Clocked multiplexed RAMs can be implemented two ways. One is to multiplex the eight outputs onto eight of the 10 address pins using two clock cycles—one for address and the second for data. But unless the data are unmultiplexed and remultiplexed off-chip to achieve 16 bits of address and data, data width will be limited to 8 bits.


MK4801/4118 BYTE-WIDE STATIC RAMs Figure 6



A better alternative is to multiplex eight bits of address, followed by eight more bits of address, and then multiplex eight data bits onto the same 8-bit bus, using hard-wire select to choose a given package. This method requires three clock cycles for eight data bits or four cycles for 16 data bits.

This latter concept, used successfully at the 4-bit level on the Intel 4004 μ P, can result in a very low-cost minimum-pin-count byte-wide memory with the best packing density. The most severe limitation (because of the number of clock cycles) would be lowered data bandwidth, but the success of multiplexed 16-pin dynamic RAMs and the demands for lower costs will outweigh this drawback.

WRITE-CYCLE TIMING OF 4801/4118 8K STATIC Figure 7





N-CHANNEL MOS — ITS IMPACT ON TECHNOLOGY

by David Wooten

Technology

INTRODUCTION


The development of the solid state memory has proven to be one of the most important elements in the evolution of the computer. The fact that semiconductor memories can be manufactured at low cost and in high volume has made the cost of computing less expensive at all levels. Low cost memory has reduced the cost of mainframes and mini-computers and low cost memory devices have been the keystone in the development of microcomputers.

Aithough bipolar devices play an important role, most of the current development in semiconductor memories is concentrated on N-channel Metal Oxide Semiconductors (N-MOS). The flexibility of N-MOS has made possible several types of memory devices each with its own nitch of applications. The three basic types of N-MOS memory are dynamic RAMs. static RAMs, and ROMs.

DYNAMIC RAMS

Dynamic Random Access Memories are considered the real workhorses of the memory industry. Because of their high density, low power consumption, and low cost. Dynamic RAMs have become the first choice for mainframe memory and for memory intensive minicomputers and microcomputers. Dynamic RAMs began to replace core and memory with the introduction of the 1Kx1 1103, however, the general acceptance of Dynamic RAMs really came about with the introduction of the 4Kx1 devices in 1973. Most of the early 4K Dynamic RAMs were 22 pin devices but 18 pin devices were also available. Then in 1974 MOSTEK introduced the 16 pin 4K Dynamic RAM with multiplexed addresses. The 16 pin device gained a great deal of acceptance and has become the industry standard because the board packing density with 16 pin devices was about twice that of the 22 pin devices. Another factor that accelerated the acceptance of the multiplexed Dynamic RAMs was that the 16 pin multiplexed configuration could be easily modified to accommodate a 16Kx1 Dynamic RAM. Presently MOSTEK and others offer a 4Kx1 (MK 4027) and a 16Kx1 (MK4116) that are functionally identical making it possible for a memory system designer to design a board that can accommodate either part. This allows an easy upgrade of 4K based systems to 16K based systems with no extra investment in design.

PIN CONNECTIONS MK4027 & MK4116 Figure 1



CHIP SELECT (MK4027 ONLY) ADDRESS INPUTS A0-A6 CAS COLUMN ADDRESS STROBE DATA IN DIN DATA OUT **ROW ADDRESS STROBE**


VBB VCC POWER (+5V) VDD

WRITE READ/WRITE INPUT POWER (-5V) POWER (+12V)


DEVICE DESCRIPTION

Before delving into some of the system aspects and applications of 4K and 16K multiplexed Dynamic RAMs, it is necessary to discuss the fundamental operation of the device. The MOSTEK MK4027 and MK4116 will serve as the models for the discussion. (Refer to the pin configuration in Fig. 1). As stated earlier, the basic operation of the MK4116 is very similar to that of the MK4027. The data storage within the memory is a matrix format with an equal number of rows and columns. The row address is applied to the address inputs and are strobed (latched) into the chip when RAS (Row Address Strobe) is applied. The Column Addresses are then applied and CAS (Column Address Strobe) is asserted causing them to also be latched. For the MK4027 there are 6 address lines to address, 64 rows and 64 columns giving $64 \times 64 = 4096$ bits. An additional pin (CS) is used for chip selection. For the MK4116 the CS input is replaced by a seventh address input giving 128 rows and 128 columns for 128 x 128 = 16384 bits. The Chip Select input that is present with the MK4027 is replaced with the additional address input required for the 16K RAM. With the MK4027 the output is controlled by the negative going transition of CAS. (See Figures 2 & 3). Once the output is set it cannot change until the part receives the next CAS. Without a Chip Select signal, the only

READ CYCLE TIMING FOR MK4116 & MK4027 Figure 2



WRITE CYCLE TIMING FOR MK4116 & MK4027 Figure 3



DEVICE DESCRIPTIONS (Cont'd)

possible method of chip selection on the 16K RAM would be decoding the Row Address Strobe. The Column Address Strobe (CAS) must activate every memory cycle to turn off the latched outputs of unselected RAMs. In giving up the Chip Select a very important system feature also disappears - the option

(or function) of two dimensional decode within a memory matrix. Therefore, instead of the conventional latch output that is incorporated in the existing 4K RAMs, the MK4116 requires a slightly modified output stage to allow more system flexibility. The Data Out of the MK4116 becomes valid within the specified access time and will remain valid until the Column Address Strobe (CAS) is taken to the inactive

DEVICE DESCRIPTIONS (Cont'd)

state. However, in early write cycles (WRITE active low before CAS goes low) the data output will remain in the high impedence (open circuit) state throughout the entire cycle. The purpose of the new approach of controlling the data output is to allow the 16K RAM to be the "universal memory" for all types of system requirements. The flexibility of this circuit will become apparent as we explore a wide spectrum of data processing applications.

THE DYNAMIC RAM IN MICROPROCESSOR SYSTEMS

The amount of read/write memory associated with microprocessor based system is ever increasing. Microcomputer applications range from computerized games to commercial transaction processing machines. Random Access Memory associated with these applications should be flexible in operation, tolerant of power supply noise, reliable, simple to interface, and offer the highest possible system bit density. The Dynamic RAMs definitely have a home with these types of products.


A block diagram for a typical 16 pin Dynamic RAM memory system is illustrated in Figure 4. The

common elements of this system - which include interface logic, timing generator, decode logic, multiplex circuitry, refresh logic, and buffers - can be implemented using approximately 12-20 standard TTL devices. A full 64K by 8 bit system, which is the maximum amount of addressable memory for most common microprocessors, can be constructed on a single (Double-sided) Printed Circuit Board in an area less than 50 square inches.

The functions of most microprocessor based memory systems are reasonably simple and straight forward when compared to some mini-computers and large mainframes. Microprocessor memory modules are usually synchronous and initiate processor requested read or write cycles upon command. Refresh of Dynamic RAMs in a microprocessor based system is easily handled during the portion of an instruction cycle that does not require a memory access.

Since most microprocessor systems do not require specialized memory operations such as read-modify-write cycles, timing considerations for the Dynamic RAMs can be kept very simple. Therefore, interface convenience and device tolerance are more important than device operating modes. By not having an output latch on the 16K RAM, a very important microprocessor interface concept - the common I/O data

BLOCK DIAGRAM Figure 4



THE DYNAMIC RAM IN MICROPROCESSOR SYSTEMS (Cont'd)

bus - can be realized. For interface convenience, the data input pin of the 16K RAM can be directly connected to the data output pin on the PC board. If common I/O operation is desired for the 16K RAM, then all write operations should be executed in the early write mode (WRITE active low before CAS goes low).

Two typical examples of the logic required for a microprocessor interface can be seen in Figure 5 and Figure 6. Figure 5 shows a minimum RAM system for the Z80 microprocessor. The RAM system consists of either 8 MK4027's giving 4K bytes of RAM or 8 MK4116's giving 16K bytes of RAM. This is the type of interface that would be found in small microprocessor systems where the RAM is located on the same board as the microprocessor. Figure 6 shows a larger memory organization where the memory is on a separate board.


In both examples it can be seen that Dynamic RAMs interface very easily to microprocessor busses mainly

because of the synchronous nature of microprocessor systems. This makes it easy to accommodate the multiplex and refresh timing of the RAMs.


MINICOMPUTER/MAINFRAME APPLICATIONS

A logical progression beyond the simple microprocessor systems are the minicomputer applications and then mainframe computers. Here, concepts like multiway interleaved memory, Direct Memory Access (DMA), multiport memory and asynchronous bus techniques become a very important part of the system. Usually in these larger, more diverse data processing applications memory content integrity and reliability become absolutely necessary. Many times special error detection/correction schemes are employed to ensure maximum system reliability. In an error corrected system extra bits of memory are added to each memory word. When the word is written into the memory a hamming type code is generated and stored in the extra bits. When the data is read from the memory the extra bits are used to check the validity of the data. The check code is such that if a single bit of the read word is incorrect it

SMALL MEMORY Z80 INTERFACE Figure 5



LARGE MEMORY Z80 INTERFACE Figure 6



MINICOMPUTER/MAINFRAME APPLICATIONS (Cont'd)

can be corrected and if two memory bits are incorrect it is detected and flagged as an uncorrectable error. Thus, the error correction allows for a complete memory chip failure while maintaining data integrity. In these types of applications, the 4K and 16K multiplexed Dynamic RAMs begin to have a very significant impact over any previous memory product. In systems like these, read-modify-write cycles and new concepts like "page mode" operation and "read-while-write" memory begin to impact system design.

The "read-while-write" memory operation of the 16K RAM simply implies that both a read operation and write operation can occur at the same memory address almost simultaneously. This is done by strobing both the row and column address into the device and then waiting a sufficient amount of time after the Column Address Strobe is activated before the WRITE command is given. The MK4116 and MK4027 has been designed and characterized such that a read operation can begin at a particular address and, even before data is accessed from the memory, a write operation can begin at the same address and within the same memory cycle. The result of this op-

MINICOMPUTER/MAINFRAME APPLICATIONS (Cont'd)

eration is that data stored at a particular cell location will appear at the output of the device within the specified access time and data at the input pin will be written into the same selected cell location. The read-while-write operation is different from a read-modify cycle in that read-modify-write cycle implies that data is read from the selected cell, then modified, and finally the modified data is written into the selected location.

The read-modify-write cycle is usually used in conjunction with error detection/correction schemes while the read-while-write operation is used for high speed shift register of buffer applications.


The major design difference between microprocessor and minicomputer memory systems is that on the minicomputer system the memory transfers are very likely to be asynchronous. The main benefit of an asynchronous memory cycle is that it allows the system to operate as fast or as slow as necessary. Thus, when a system is pushed to its performance limits, it is fairly easy to increase the system throughout by upgrading the memory system. This can be accomplished in several ways but the most common approaches are by adding a cache memory (very fast content addressable memory) or by using faster memory devices as main storage. Making the memory system faster makes the asynchronous bus run faster and thus the system performance is improved. There is, however, one major problem with asynchronous busses when Dynamic RAMs are used. Since the asynchronous bus can request a memory cycle at any time there is no convenient time to do refresh. This

requires that some contention logic be placed in the memory system to arbitrate between normal memory cycles and refresh cycles. The design of this contention logic is nontrivial to say the least, but it is not an unsolvable problem. Figure 7 shows the control logic for a memory card for use with an LSI-11* microcomputer. The arbitration logic (upper left corner) is designed such that distributed refresh cycles take priority over bus initiated cycles. If a distributed refresh request comes at about the same time as normal cycle request the output of the gate (the 74565) might glitch causing the input to the delay line to glitch. A glitch into the delay line would cause a series of timing glitches on the major control signals (RAS and CAS) to the memory chip. To prevent the glitches on the output of the 74S65 a pulse stretching RC is added. This insures that the low going pulse from the AOI gate is long enough to properly set the latch made of the 74S132 and 74S00 gates which, in turn insures a proper timing waveform into the delay line. Note also that a delay is required between requesting a refresh cycle and starting refresh cycle (delay circuit is bottom center of Figure 7). This delay allows the output of the latch to stabilize so that if a bus requested cycle is started it can complete before the refresh cycle starts. The convenient thing about the asynchronous bus in this scheme is that if the refresh cycle starts before the bus requested cycle the asynchronous handshake signal (BRPLY-L) can be delayed until the normal cycle is complete.

COST CONSIDERATIONS

Currently Dynamic RAMs offer about a 2 to 1 cost advantage over Static RAMs on a per bit basis. This

MEMORY TIMING AND CONTROL LOGIC Figure 7



COST CONSIDERATIONS (Cont'd)

does not mean, however, that Dynamic RAMs are the most cost effective solution for all applications. Factors such as interface complexity, board density, data retention (battery back-up), power supplies, and testing cost have a great deal of influence on the overall memory system cost. The additional cost for a Dynamic RAM interface over a static RAM interface is about \$15. This added cost includes the refresh control and multiplexing logic; and the insertion and testing costs of the added logic. Additional power supply cost can be as small as \$1 if +12 volt and -5 volt supplies are required in the system for other than the memory. It can be as much as \$20 if these supplies must be added just to support the memory. If we assume a \$3.00 component cost for a 4Kx1 Dvnamic RAM, a \$15.00 component cost for a 16Kx1 Dynamic RAM and a \$6.00 component cost for a 4K Static RAM, it should be evident that in systems requiring 4K bytes or less of memory the Static RAM is the best choice. For systems requiring 16K bytes or more of memory Dynamic RAMs are the most cost effective mainly because it only takes 8 MK4116's to get 16K bytes vs. 32 4K statics. The resulting savings in board area and insertion costs outweigh the possible extra cost of the power supply and control logic.

A summary of estimated system cost for various memory sizes is given in Fig. 8. For this comparison it is assumed that insertion costs are negligible (they are not in reality) and that the +12V and -5V supplies must be added for the Dynamic RAM system with a cost of \$20 + \$1/watt. For the Static RAM it is assumed only that the +5 volt supply must be increased to support the memory at a cost of \$1/watt. Two types of static RAMs are shown one being a fully static 4Kx1 RAM that requires 500mW/device and the other is an Edge Activated in 4Kx1 RAM that has a frequency dependent power dissipation.

FUTURE TRENDS IN N-MOS DYNAMIC RAMS

1978 will see the 16K RAM become the mainstay of the industry and attention will turn to the 64K bit Dynamic RAM. Some samples of the 64K RAM will be available by the end of the year but volume production will not be achieved until the middle or end of 1979. The 64K Dynamic RAM should operate on a single supply voltage with +5 volts being the most desireable. This single supply operation will make the 64K dynamic part very easy to design into a system. Not only is power sequencing not required but power distribution and decoupling is simplified. Another benefit is that since the substrate voltage is generated on the chip there is no damage of accidently shorting the substrate to a positive supply voltage which can destroy the part.

Other strong possibilities for 1978 are Dynamic RAMs in an 8 bit configuration for use in microprocessor systems. These parts will allow for simple interface to microprocessors and present a strong challenge to Static RAMs in low end systems.

Packaging technology for Dynamic RAMs will allow higher densities than is presently possible with the standard DIP. Dynamic RAMs consume so little power that the current 16 pin package is not required for proper heat dissipation.

STATIC RAMS

Static RAM technology has advanced almost as rapidly as Dynamic RAM technology and even though Static RAMs do not match the densities of Dynamic RAMs they are cost effective in many applications. The ease of use of Static RAMs makes them popular devices for small memory systems and the semiconductor industry offers many different types of de-

TYPICAL MEMORY SYSTEM COSTS (EXCLUDING PCB)
Figure 8

COMPONENT	MK4116		MK	1027			TMS	54044	-		MK4	104	
COMPONENT COST EACH (\$)	15.00			3.00				6.00				6.00	
MEMORY SIZE (K BYTES)	16K	4K	8K	12K	16K	4K	8K	12K	16K	4K	8K	12K	16K
MEMORY COMPONENT COST (\$)	128.00	24.00	48.00	72.00	96.00	48.00	96.00	144.00	192.00	48.00	96.00	144.00	192.00
INSERTION COST (\$)	8.00	8.00	16.00	24.00	32.00	8.00	16.00	24.00	32.00	8.00	16.00	24.00	32.00
ADDED POWER SUPPLY COSTS (\$)	22.75	22.76	24.00	25.25	26.48	.79	1.08	1.39	1.69	6.00	12.00	18.00	24.00
INTERFACE COST (\$)	20.00	20.00	20.00	20.00	20.00	3.00	3.00	3.00	3.00	3.00	3.00	3.00	3.00
TOTAL (\$)	178.75	74.76	108.00	1412.00	174.78	59.79	116.09	172.39	228.69	65.00	127.00	189.00	251.00

STATIC RAMS (Cont'd)

vices to match the diversity of applications. Most of the current user attention is presently focused on the 4K bit Static RAMs that have become available within the last year. The two most popular configurations for the 4K Statics are the 4Kx1 part with the "Burroughs" pinout and the 1Kx4 part with the "Intel" 2114 pinout. The unfortunate thing about most of the new Static MOS RAMs is that besides density they offer very little new in the way of technology. The exceptions to this are the MOSTEK MK4104 and the Intel 2147.

The MK4104 from MOSTEK uses dynamic circuitry in all but the storage matrix. The majority of the power in fully static parts is consumed by the buffers and decode circuitry. By replacing this power consuming static circuitry with very low power dynamic circuitry, MOSTEK achieves a part with the benefits of both Static and Dynamic RAMs, i.e. a Static RAM with low power. The importance of low power in a memory device cannot be overstated. Analysis of a large memory system shows that the memory device remains in a quiescent state most of the time. Therefore, the steady state power of the memory devices determines the power consumed by the memory system. Take, for example, two 16K byte memory systems for a Z80 microprocessor organized as 4 rows of 8 chips (Figure 10) one of which consists of fully Static RAMs with 500mW dissipation for each device and one system employing Edge Activated TM memory system Static RAMs such as the MK4104. The memory system cycle time is 1.2 µs worst case and then the average cycle time for single row of chips is 4×1.2 ns or 4.8μ s. At this cycle rate the system employing MK4104's consumes about 35.2 mw/chip or 1.125 watts for the memory while the fully Static RAM systems draws 500mW/chip or 16 Watts. This factor of 14 in power saving for the Edge Activated TM memory system translates to lower power supply costs, lower cooling costs, and higher reliability. Because the MK4104's only consume an average of 35.2mW the junction temperature inside the package will only be about 2.5°C above the temperature outside the package. The junction temperature of the fully Static RAM will be about 35°C above ambient or over 32°C hotter than the MK4104 in the same en-MIL-STD-883 predicts that this 32°C vironment. difference in junction temperature would make the MK4104 system 14 times as reliable as the fully static memory system.

The 2147 is intended to be a major competitor to the bipolar RAMs that have dominated the sub 100ns memory market. Intel achieves this impressive performance with a process they call H-MOS. This in reality is little more than a slightly scaled process with arsenic diffusion of source and drain.


Because of its high speed and matching price the 2147 has little application in microprocessor systems

and only limited uses in minicomputers. In minicomputers the 2147 finds its best use in cache and writeable control store applications. Cache memory is a fairly small, high speed content addressable memory that is used to increase the apparent memory performance. When the computer presents an address to the memory system the cache memory is checked to see if the requested data is resident. If it is, the data can be accessed rapidly. If not, a normal memory cycle is initiated and the data is read into the CPU and into cache so that it will be available if required again. The power of cache memory can be seen from a simple example. DEC uses a 2K byte cache on the PDP-11/70 that is backed up by 2M bytes of main memory. 95% of all memory accesses find the required data in the cache ('hit'). If the cache access time is 290ns and the main memory access time is 500ns, the memory system performs as if it were 2M bytes of 310ns memory. Thus, the 2K bytes of cache improves the memory system performance by an impressive 38%. Even if the system uses the memory at only 50% of its capabilities this improves the system throughput by 19%.

Writeable control store allows a computer to have a variable instruction set. The control store of a computer directs the computer in the execution of the instructions. By having a writeable control store it is possible to change the execution of instructions to the point of introducing an entirely different instruction set. Writeable control store is a very powerful mechanism in that it allows the optimization of the instruction set to fit different program requirements and even allows one computer to emulate another. The only problem with the 2147 in cache and writeable control store applications is its 4Kx1 configuration. Because cache and writeable control store generally prefer a small number of wide words this would be better served by a wide word (x8) RAM.

For this reason MOSTEK has developed a 1Kx8 high speed static RAM called the MK4801. The MK4801 utilizes a static storage cell that is very similar to the MK4104 (reference cell dwg. in Fig. 9) with one exception. Rather than returning the load resistors to V_{CC} they are tied to the digit lines. The elimination of the V_{CC} line in the matrix allows the MK4801 to have a basic cell size of only 2.0mil² as compared to 2.7mil². This particular arrangement can be used because the duty cycle of the digit lines is very low meaning that they are almost always at Vcc. Keeping the digit lines at V_{CC} requires that the MK4801 operate somewhat differently from typical fully static parts. In the MK4801 an address transition detector is used on each address line. When any address changes. a set of clocks is triggered causing precharge of the output circuitry and other dynamic nodes. The row addresses are decoded in a no power tree decoder and a transition generated clock causes the addressed data to be latched into the output buffers. Once the data is latched the digit lines are again precharged to Vcc.

NEW STATIC CELL Figure 9



A new static RAM cell design that uses resistors as loads saves space and reduces power consumption. Each 5000 megohm resistor is an ion-implanted polysilicon device that draws less than 1 nanoampere of current.

STATIC RAMS (Cont'd)

This marriage of static and dynamic circuit techniques allows the MK4801 to achieve very impressive performance characteristics. The access times are below 100ns with 60ns being typical. Even at 60ns, access time the MK4801 consumes less than 300mW° (<350mW typical). To the user the MK4801 appears fully static with equal access and cycle times, and fully asynchronous operation.

The MK4801 is packaged in a PROM/ROM compatible 24 pin package and has four control lines that allow easy implementation of a wide range of functions. A Chip Select ($\overline{\text{CS}}$) is included for ease of memory expansion. The $\overline{\text{CS}}$ access time is less than 50% of access time so that $\overline{\text{CS}}$ decoding does not degrade system performance. The Data I/O lines are bidirectional and the output enable ($\overline{\text{OE}}$) control can be used to prevent possible driver conflicts. The access time from $\overline{\text{OE}}$ is also less than 50% of address access.

Naturally one of the control lines is a write Enable (\overline{WE}) . When \overline{WE} goes low the output is unconditionally open circuited so that new data can be placed on the data lines. When \overline{WE} goes high the new data is latched on chip and written into the addressed cell.

The fourth control line is on address and chip select latch control (LATCH). This is one of the most powerful controls on the MK4801. When the address is latched the MK4801 is forced into a quiescent state and the power dissipation drops by 40%. In systems that must conserve power LATCH can be decoded and the selected part unlatched and allowed to access.

Another configuration that can be achieved with the LATCH function is a memory system with a multiplexed address and data bus. While the address is valid all chips are unlatched and accept new address and \overline{CS} information. Before the address lines are turned around to transmit data \overline{LATCH} would go low preserving the address and \overline{CS} information. Then when \overline{OE} or \overline{WE} is asserted the selected chip would either place data on the bus or accept new data.


The MK4801 should find wide application in cache, writeable control store and buffer memory applications. Because of the small cell size MOSTEK is able to produce an 8K bit static RAM that is only 27,900 mil² which is only slightly larger than the 2147 4K bit static RAM. This small die size will make the MK4801 a very cost effective part.

The list applications for Static RAMs is endless. The majority of systems using small amounts of RAM, 4K bytes or less, use Static RAMs and one rather large computer manufacturer (IBM) uses Static RAMs almost exclusively in their mainframe computers.

Because the power consumptions is such an important factor in memory systems the probability is large that most future generation of Static RAMs will incorporate some sort of power saving circuitry. Even 2147, which is aimed at the bipolar market has a power gating circuit that reduces power to about 150mW when the part is not being accessed. New Static RAMs that are aimed at microprocessor applications will almost certainly contain dynamic circuits and high speed (sub 100ns) MOS RAMs will have either power gating circuits or some other dynamic circuit mechanism to reduce power consumption.

The movement toward Edge Activated TM static memory devices would not occur if users found them more difficult to use. This, fortunately, is not the case and many engineers have discovered that their microprocessor system actually generates what amounts to a clock for their fully Static RAM system. If we look again at the Z80 Static RAM interface board (Figure 10), we find that the output of the chip select decoder is clocked by MREQ. This signal is properly conditioned so that the Edge Activated TM Static RAM directly replaces the fully Static RAM with no change in interface.

One of the most significant indicators that future microprocessor oriented static memory components will need to be Edge Activated TM is the growing trend toward microprocessors with multiplexed address and data busses. Any RAM that interfaces to this kind of microprocessor will need to have on-chip address latches to capture the addresses while they are on the bus or else extra support circuitry would be required. These multiplexed microprocessors supply a signal to cause address capture and if Edge Activated TM memories are used this signal can be



used almost directly to clock the memory and latch the addresses on the memory chip so that no external latches are required.

FUTURE TRENDS IN N-MOS STATICS

The 2147 and MK4104 mark the paths for future Static RAM developments. In the higher speed memory market look for copies of the 2147 from many vendors and expect some wider word RAMs that are better suited for both writeable control store and cache applications. MOS Static RAMs with guaranteed access times below 50ns should be available before the end of 1978 as should some 16K devices.


In the moderate speed range of the MK4104 expect a lot of edge activated type of parts especially in 8 bit word configurations. 8K RAMs are beginning to become available (EMM Semi) and 16K RAMs are a possibility before 1979. Don't expect to see many fully static parts in this speed range.

ROMS

The big news in the ROM world is the availability of 32K bit and 64K bit ROMs. All of these devices are in 8 bit word configurations and are primarily targeted at microprocessor applications.

In ROMs, as in other types of memories, the most important circuit in the chip is the memory array. In order to achieve the high densities found in the 32K and 64K ROMs some new cell structures had to be developed. AMI and MOSTEK both have applied new cell structues to their 64K ROMs to achieve their small chip size. AMI uses VMOS which is a major modification of the standard NMOS process. The VMOS transistor is built vertically along the wall of the grove in the silicon (Figure 11). AMI claims that the VMOS process allows higher density memory storage than is possible with standard NMOS process. Their 64K ROM with a .21 mil² storage cell is really the first attempt to prove the economic viability of VMOS.

CUTAWAY VIEW OF A VMOS TRANSISTOR Figure 11




MOSTEK on the other hand has solved the problem of cell density by using a standard single-level polysilicon NMOS process along with a modified cell layout. This cell layout uses a contact sharing technique that results in the equivalent of 2 bits of data storage per contact rather than 1 bit per contact as in older designs. The cell at .25 mil² is almost as small as the VMOS 64K ROM cell and uses a much less complex process. By combining this dense memory layout with dynamic sensing and control circuitry MOSTEK achieves in the MK36000 the highest performance NMOS ROM to date.

MOSTEK currently offers a 250ns access time part with less than 50mW of standby power and less than 220mW of active power. By the end of the 2nd quarter of 1978, MOSTEK will be offering 150ns and 200ns access time 64K ROMs. This makes the MK36000 speed compatible with all currently available or announced NMOS microprocessors and even speed compatible with many bit slice bipolar processors.

One of the nice things about the new larger ROMs is even though they differ slightly in their functional characterization they generally are alike in their pinouts (Figure 12). Most of the new 32K and 64K ROMs offer pin compatibility with their smaller predecessors. This allows for easy upgrade of existing systems allowing cost reduction and added software features.

INDUSTRY STANDARD ROM PINOUTS Figure 12



The availability of these new large ROMs should start a revolution in microprocessor software because the cost of ROM program memory is now so low that there is no longer any need for the programmers to worry about squeezing every last excess byte out of this code, and they can start using higher level lan-

ROMS (Cont'd)

guages that offer many benefits. Not only are programs written in higher level languages easier to write and debug, they are also easier to document and maintain. Also, since higher level languages are portable, there is no need to worry about losing a large software investment when the next generation of microprocessor comes along. The industry average for a line of debuged code is about \$10. This makes the cost of generating 8K bytes of assembly language code about \$45,000 for production run of 1000 systems with 8K bytes of ROM each the cost of the software is almost twice the cost of the ROMs that hold it. It can even be argued that code generated by compilers for high level languages are more efficient than assembly language code. Certainly a programmer who knows all the idiosyncrasies of a particular machine can write code that is tighter and/or faster than code generated by a compiler, if he is given enough time. However, the time required to learn all the tricks for a particular machine and to tweek the code make this very costly and slows the software development cycle. Thus, programmers generally spend their time just getting the jobs done on time and produce less than optimum code. The worst inefficiency of optimized assembly language is that it is difficult to document and almost impossible to maintain. If, in two years it is desired to add a feature or correct a minor bug that is discovered in the field, pray that

the original programmer is still around and that he remembers exactly what was going on.

Another benefit of the new large ROMs is that they can help cut the overall system cost. Not only do they allow for consolidation of the contents of smaller ROMs but they allow for the inclusion of special features from several machines. For example, a particular microcomputer board might have four different 16K ROM options that has software for four different applications. Those four patterns can be placed in one 64K ROM and switch selection (hardware or software) could select the proper code for each application. This reduces inventory costs for not only the ROMs but also for the boards because the same board can be used in any of the applications. Also, if a bug is found in a piece of code that happens to be used in all applications only one ROM will need to be corrected if the large 'higher priced' ROM were used.

CONCLUSION

The developments in NMOS memory technology have been impressive by any standards. NMOS has proven itself repeatedly as the technology holds promise for continued improvement in terms of density, speed, and flexibility. This will undoubtedly lead to further improvements in microprocessor and minicomputer flexibility and processing power.



CCDs—PRODUCTION DEVICE OR LAB EXPERIMENT

By Milt Gosney

Technical Brief

SUMMARY

For the past several years, semiconductor manufacturers have promised large, low-cost serial memories based upon charge-coupled device technology. Such memory circuits are intended to be solid-state replacements for moving surface memories. The cost per bit of CCD serial memory has been projected to be from three to four times cheaper than equivalent semiconductor random-access memory, based upon assumptions that CCDs inherently have greater data densities, higher yields, and simpler processing that their RAM counterparts.

But the assumptions on which the success of CCDs is based may not be achievable, making cost projections overly optimistic. In actual practice, there is little inherent density increase in CCD serial memory over random-access memory using the same layout design rules. Also, the processes are at best no simpler, and yields will at best be worse since CCDs have additional yield loss imposed by charge-transfer efficiency considerations. The originally projected 3X to 4X improvement in cost per bit of CCDs over RAM will probably continue to be much closer to 1X; presently, the cost is 50 millicents/bit for both CCD and RAM.

Consequently, the CCD finds itself in a difficult situation-its manufacturing cost/bit will probably be higher than that of RAM, yet its customers expect a selling price significantly less than that of RAM. For these reasons, it is doubtful that the CCD serial memory will become the overall success that originally was projected. Historically, the technology and linewidth improvements which were supposed to give the CCD its price advantage have also impacted RAM density and price. RAMs of equivalent density and price have obsoleted existing CCD serial memories before they ever reached significant levels of yield and delivery. CCDs may find limited success in memory systems where the user specifically wants to eliminate the mechanical moving-surface components, and is willing to pay the price to achieve that goal. But even there, price and availability may favor RAMs over CCDs. Perhaps the major usage for CCDs will be in applications taking advantage of the analog serial storage nature of CCDs such as filters and delay-lines.

INTRODUCTION

A. Historical Overview

In 1970, Boyle and Smith of Bell Telephone Laboratories announced a new device concept which they named "Charge-Coupled Semiconductor Devices."² Called CCDs for short, these devices featured dynamic storage of data in MOS capacitors, with the ability to transfer the data by sequentially switching the gate voltages. Boyle and Smith saw possible applications as "a shift register, as an imaging device, as a display device and in performing logic."²

It is no wonder in 1970 that the CCD was hailed as a significant breakthrough in memory density. Boyle and Smith's CCD was the worlds first look at single transistor-type storage cells at a time when the stateof-the-art in memory circuit technology was the 1024-bit MOS RAM with three-transistor cells.3 Because of its simple configuration, the CCD offered a significant potential increase in semiconductor memory density over conventional 3-T dynamic circuit approaches. In addition, the CCD process was simple, (one mask) and so its expected yield should be higher than conventional MOS circuits. Boyle and Smith foresaw the greatest possible density in which the CCD storage gates transferred data in serial fashion, and therefore, they projected application of the CCD storage phenomena for serial memories (shift registers). Never mind that suitable means for detecting the charge packets reliably did not exist at the time, nor were the early CCDs suitable for manufacture; the basic phenomena of single-capacitor or transistor storage had been disclosed, and provided the basis for many projections about memory size and cost which would be realized by 1T dynamic RAMs in the years to come.

The projections about memory size and cost were based mainly upon the individual bit sizes of the proposed CCD memories which were three to four times smaller than equivalent 3-T dynamic RAM cells. And as MOS processing technology continued to improve in the early 70's, line widths became smaller, and projected circuit densities increased using the CCD cells as stepping stones. But semiconductor RAM technology was not standing still either. By 1973, suitable sense-amplifiers had been designed which made possible one-transistor per bit RAM circuits. 4 The one transistor per bit RAM design resulted in a 4x increase in memory circuit density over the old 1K three-transistor designs, using the same processing and layout linewidths. But more important, the one transistor RAM was a manufacturable embodiment of the CCD storage phenomena in a random-access configuration.

The 4K dynamic RAM was the leading edge of memory technology in the 1973 through 1975 time frame. With 4K RAMs rapidly becoming a commercial success, digital CCD serial memories of significantly

greater capacity than 4K would be required to achieve the bit cost reductions projected for CCD memory. Electronics magazine mentioned that 16K and 32K CCD serial memory circuits might become available by the end of 1974, and described in some detail a 16K memory chip in development at RCA. Fairchild did introduce a 9K CCD in January of 1975⁶ and described a 16K part to be introduced several months later. Intel⁷ also introduced a 16K CCD in February of 1975. But these parts did not enjoy huge success because of delivery problems, and they were essentially obsoleted by 16K RAMs which were introduced in 1976. With 16K RAMs becoming commercially successful, CCD designs jumped to 64K in 1977, with 64K RAM designs closely following.

Today, the 64K RAM being the leading edge of memory technology requires that CCD serial memory must be 256K to have commercial interest, and at least several manufacturers have alluded to 256K development programs.¹

B. Hodges Principle

The pattern of projected CCD density being rapidly caught and made obsolete by commercial RAM circuits has given rise to serious doubt about the viability of CCD memory products.¹ Basically, the reason that RAMs have been so closely behind CCD serial memory in capacity was first stated by Dave Hodges at the 1975 ISSCC in an informal discussion session entitled "CCD Memories: Will They Make It?" Hodges pointed out that CCD serial memory and one transistor RAMs are the same basic storage phenomena and technology and that any linewidth and technology improvement that can improve CCD density will also improve RAM

density. And since the RAM is the more attractive circuit of the two, it will predominate. To this date, Hodges Principle (or the time-window limit to CCD market) has not been proven false. In the following section, the assumptions by which the 3x to 4x improvements in CCD memory cost over RAM were forecast will be examined, and it will be shown that in fact this improvement is closer to 1x. This paper restates Hodges Principle that the RAM embodiment of the CCD phenomena will continue to prevail over the serial memory versions.

DISCUSSION

A. CCD and 1T—RAM Dynamic Storage

Both serial CCDs and one-transistor RAMs utilize dynamic storage on the semiconductor surface in MOS structures. Figure 1 is a schematic representation of an MOS-type storage structure which could be either the input or output of a CCD serial shift register, or the storage capacitor and address transistor of a one transistor RAM. The storage region is the silicon surface beneath the storage gate wherein a field induced junction contains a negative charge of mobile electrons (denoted Qn). Essentially, the surface of the semiconductor behaves like a capacitive voltage divider-the upper capacitor is the fixed gate capacitance, the lower capacitor is the space-charge region of the field induced junction, and the field induced junction itself is the intermediate conducting plate. The purpose of the transfer or address gate is to form a temporary conductive path between the diffused junction and the field-induced junction. Assuming that VG2 is a potential greater than the threshold voltage, then the surface potential of the field-induced junction will be set equal to the junction potential when VG1 is turned on (assuming that V_{G1} is greater than $V_i + V_{tx}$).

Storage Junction

A DOUBLE-POLYSILICON GATE MOS STORAGE STRUCTURE.

Figure 1 Transfer or Address Gate Storage Gate Negative Surface Charge Diffused VG2 **On On Field Induced Junction Junction** At Surface Potential Øs Space charge Region Xo N+ p-Si Substrate Space-Charge Layer In Field-Induced

By using the depletion approximation, the dependence of the surface charge Qn upon the surface potential ϕ s can be written as:

$$Q_n/q = \frac{Co.}{q} (V_G - V_{FB} - \phi s) - \frac{1}{q} (2qN_A K_s \epsilon_0 \phi s)^{\frac{1}{2}}$$
 where

Qn/q is the surface charge density in electrons/cm²

Co is the gate oxide capacitance/cm²

V_G is the gate voltage (with respect to the substrate)

V_{FB} is the flat-band voltage of the structure

q is electronic charge

NA is the doping density of the substrate

Kseo is the permittivity of the semiconductor


 ϕ_s is the surface voltage or surface potential, measured in volts with respect to substrate.

This evaluation shows that for a given gate voltage, flatband voltage, oxide thickness, and doping density, there is an inverse relationship between surface potential and surface charge.

Figure 2 is a plot of Equation 1 showing the dependance of surface charge upon surface potential with substrate doping density as a parameter. This plot assumed numbers typical for present day 16K RAM's with +12 and -5 volt supplies. The most important feature is that the inversion layer charge is approximately inversely proportional to surface potential. As substrate doping density increases, body effect increases, and the Qn vs. $\phi_{\rm S}$ curve becomes more curved. For a given set of conditions, the maximum surface potential ($\phi_{\rm S}$ max) is simply the gate voltage minus the threshold voltage computed with the body effect shift at the $\phi_{\rm S}$ max value. The maximum surface potential can be calculated from Eq. 1 with Q_n = 0.

The minimum surface potential corresponds to inversion, and results in band-bending approximately equal to 2 ϕ_b , where ϕ_b is the bulk Fermi potential. Minimum surface potential also corresponds to maximum charge in the inversion layer. If the transfer gate is turned off, minimum surface potential is in an equilibrium condition. With transfer gate turned off, any other surface potential is not at equilibrium; and leakage currents arising from generation current in the

DEPENDENCE OF SURFACE CHARGE Ω_n UPON SURFACE POTENTIAL \mathscr{A}_s (DOPING IS A PARAMETER FOR THE MOS STORAGE STRUCTURE SHOWN IN FIGURE 1.



space charge region plus diffusion current from the adjacent neutral region (plus any other source of hole-electron pairs such as light) cause a decay in surface potential toward the equilibrium value. As surface potential decays, the surface charge density increases toward its maximum value; the potential well tends to "fill" with charge as a result of a leakage current.

Thus, high surface potentials are empty wells and correspond to logic level "1"s. The time required for a logic level "1" to decay to a logic level "0" (an empty well to fill up due to leakage currents) is a measure of the dynamic storage time. In actual circuits, the dominant leakage current at high temperatures is from diffusion current in the substrate, and refresh time in RAMs⁸ (or minimum frequency in CCDs) is determined by how much decay in surface potential will be allowed by the sense amplifier before logic errors occur.

In Figure 2, both the maximum charge density and maximum surface potential increase with more positive gate-voltages and more negative threshold voltages since the size and capacity of the potential well is proportional to $(V_G - V_{tx})$. In one-transistor RAMs, the surface potential (and surface charge density) is set by the appropriate digit line during a write operation, and read out by the same digit line during a read operation. In CCDs charge (or surface potential) stored in one cell is transferred to an adjacent cell by increasing its gate voltage, which in turn increases its surface potential, making it more attractive to charge. Charge then flows from the present stored well into the well with the higher driving force. The CCD is then but a serial embodiment of the MOS dynamic storage phenomena, and the 1T RAM is the random-access embodiment.


B. Density Trade-offs In Semiconductor Dynamic Memories—CCD Serial VS. One-Transistor Random-access

Since its inception, the CCD has been clouded in an aura of mystique. Apparently, many people believe that CCDs are a technology that is completely different from MOS dynamic RAMs—the commonality being mainly some similarities in wafer processing. Users apparently believe that CCDs are "simpler devices", and that "cost of MOS cannot approach that of CCDs, because the CCD basically is a simpler device". It is important to realize that CCDs and RAMs are nothing more than shift registers and random-access memories implemented using the same basic storage phenomena and silicon-technology building blocks.

In 1970, CCDs offered a significant density advantage over the existing 3T RAM cells, because the CCD was essentially one-transistor storage. In todays world, the density advantage (with the same design rules) available at the chip level is likely less than two, even though a clear 2x advantage can be demonstrated when comparing CCD and RAM cells made with minimum-resolution unit building blocks.

To illustrate this point, compare the simplified CCD and RAM memory cells shown in Figure 3. In each case, the comparison is being made of a CCD and one-transistor RAM cell layout, with every required component being designed with absolute minimum geometry ie., the minimum resolution unit of length R. Without regard to how silicon linewidths, metal linewidths, and contacts might later be patterned, consider only how the area of silicon should optimally be proportioned between isolation or field (denoted F), and active area (denoted either D for diffusion, T for transistor transfer region, or S for transistor or

COMPARISON OF RAM AND CCD MEMORY CELLS USING MINIMUM RESOLUTION UNIT BLOCKS Figure 3



capacitor region). The area of each, F, S, D, or T region is 1R2 unit of area. Thus, Figure 3 shows that a standard, two-phase CCD cell and a 1-T RAM cell consist of the same eight basic resolution space units.


But it can be argued that a standard two-phase CCD wastes half of the storage area in the array, because all transfers in the serial portion of the CCD memory blocks (see Figure 4) are done simultaneously, so for every storage bit, there must be an empty bit to receive the charge. The so-called electrode per bit CCD (see Figure 5) essentially doubles the bit density by propagating a single empty storage site back through the CCD register. 10 The electrode per bit approach to building CCDs, in conjunction with the SPS register layout, provides a memory array that in principle could approach the 4R² area/bit memory density, doubling the available RAM density. (But next generation RAMs can be layed out using 6R² area units).

In actual practice, however, manufacturable memory circuits are not built using minimum resolution units to define active areas. Instead, minimum critical dimensions are constrained to be larger than minimum resolution units to accomodate the alignment of other processing levels, including the metal and poly-silicon linewidths, and contact openings. In addition, the linewidths must be sufficiently greater than minimum resolution to permit accurate control under normal processing conditions. Also, layouts are done in a manner to maximize the storage capacitance area, and minimize the transfer and field regions, so for these reasons, practical circuits must be larger than the minimum sizes shown in Figure 3.


Perhaps the greatest practical limitation of density is not one of linewidth and alignment alone, but of the necessity of interfacing the memory array to its appropriate I/O circuits and clock drivers. A standard CCD configured in the SPS array requires two lowfrequency clocks to drive the major portion of the parallel storage array. Going to the electrode-bit configuration almost doubles the storage density in the parallel array, but obtaining this density increase is at the expense of a clock decoder to provide the ripplethrough clock signals necessary to propagate the single empty transfer bit back through the CCD registers. The output of the ripple-through clock is a 1of-Noutput clock, much like the row decoders in a RAM. Referring back to Figure 3, the memory array for both RAM and electrode/bit cannot be any smaller in the horizontal direction than the pitch of the 1-of-N clock driver or decoder circuit. In the vertical direction, the CCD appears to be smaller than the RAM cell; but the practicality of laving out the CCD in the SPS array means the vertical pitch cannot be less than that of the serial portion of the array, which requires a minimum of 4R resolution units.

SPS ORGANIZATION OF CCD MEMORY BLOCK VS. SERPENTINE LAYOUT

Figure 4




Capacity — m x n 4096	Number of - 2 transfers	x (m+n-2) 252
Clocks – 4	Power – 2 x (m+ 2!	-n-2) CV 2f 52 P ₀




Capacity - m x n	Number of - 2 x m + n
4096	transfers 8192
Clocks – 2	Power – 2 m x n x CV ² f 8192 P ₀

Figure 5



ONE ELECTRODE PER BIT OPTION



- One clock per bit required
- Only one empty location
- Data transfered sequentially

In summary, for a given process technology and linewidth capability, a practical layout of a RAM and an electrode/bit CCD with the same total bit capacity will have similar chip dimensions. For example, presently available 64K RAM and CCD chips have linewidths in the 2.5 to 5.0 micron range, with chip sizes in the 35,000 square mil range. 11112 Continued increases in bit density and circuit capacity will be a direct result, in the future, of smaller linewidths, with the rate of density increase being metered by improvements in fine linewidth technology. But then, by pushing existing linewidth technology to make possible a 256K CCD will only hasten the arrival of 256K RAMs—back once again to Hodges Principle.

There is one possible manner in which CCD serial memories could achieve significant bit densities over RAM while using equivalent linewidths. This technique is called multilevel storage, and takes advantage of the analog nature of the CCD serial registers. In conventional digital circuits, 1's and 0's are represented by high and low logic voltage levels, with appropriate guard-bands and noise margins. Since the CCD serial registers can be used for analog signals, the appropriate guard bands and noise margins can, in principle, be set up in such a manner that the surface

potential in a single storage area can represent two, three, or more logic bits. This requires, four, eight, or more analog voltage ranges to encode the data sequence as shown in Figure 6. While multilevel storage offers the promise of increased density without requiring finer linewidths, the practical difficulties of data readout in the presence of noise and other disturbances does not make this technique an immediate contender for significant density improvements

C. Processing and Yield Consideration— CCD vs. RAM Memory

Another sumption frequently made about CCDs is that their pleasing is simpler, and that their yields are greater than their dynamic RAM counterparts. To be competitive in overall capacity, both CCD and random access meaning circuits will be built using double-polysilicon green tendence mediane to handle mode polysilicon green to channel MOS processes, with leading-edget chnology linewidths; so at best the process is equivalent to RAM processes. Figure 7 shows the layout an access tructure of a typical double-poly RAM type cell, which can be implemented in a basic five-mask sequenc. (This does not include double-coat masks in the Count, nor the final mask to remove protective oxide from bond pads.) Figure 8 shows the

CCD's Technology


structure of a CCD serial memory structure using essentially the same number of masks. Although it is called a surface-channel four-phase CCD, the structure in Figure 8 can have self-registered depletion implants under the second-poly gates, and thus be operated in a two-phase manner. A structure of the type in Figure 8 can be used to build electrode/bit SPS arrays which serve as building blocks for larger capacity CCD serial memory chips, and processing would be about the same as RAM circuits, except for differing implant conditions.


One of the major differences between operation of the RAM and CCD serial memories is the number of transfers of the stored data, and the loading by the sense amplifier of the stored data during a read operation. In the RAM, the data charge during a write cycle makes a single transfer from the digit line (acting as an infinite source) into the storage cell. During read out, the finite amount of charge is transferred from the storage cell into the digit line. Although significant capacitive loading (greater than 10X) is present, the success of one-transistor RAMs indicates that satisfactory sense amplifiers can be built that will detect the finite charge packet, ascertain its correct state (1 or 0), and rewrite the data back into the stored cell. On the other hand, the CCD has a much more favorable readout situation. Since the output bit feeds directly into the sense amplifier, there is no loading from a long digit line, so capacitive loading is reduced, permitting the possibility of smaller storage cells. (Once again, the size of the storage cell is limited by layout considerations.) But since the CCD is a serial memory, the finite charge packets undergo multiple transfers within the CCD from the input to the output. And since each internal transfer involves the movement of one finite charge from one storage site to the next in a specified transfer interval, any effect of incomplete transfer will be cumulative, and will result in dispersion of the data waveforms. So in addition to dynamic

SURFACE POTENTIAL VOLTAGE RANGES FOR SINGLE AND MULTILEVEL DATA STORAGE

Figure 6

SINGLE LEVEL STORAGE One bit/storage site





storage, the CCD also sees a gradual data distortation due to charge transfer efficiency being less than unity. That is, for any given CCD, there is a maximum storage time that data can stay in dynamic storage before leakage currents cause data error, and there is a maximum number of transfers before data is lost. Therefore, using the same basic process for both CCD and RAM and with all other factors being even, the additional performance requirements of adequate charge transfer efficiency in the CCD means that the final yield for the CCD will not be better than that of the RAM.

There are techniques that can be used to improve the overall transfer efficiency. One such technique is called the "buried channel" CCD (See Figure 9) in which N-type doping in the channel results in a potential distribution which causes the signal charge to flow in a layer below the silicon-silicon dioxide interface where surface scattering is reduced and fringing fields aid charge transfer. But while charge transfer efficiency improves, the amount of signal charge is reduced, and the additional processing steps again take a penalty in final probe and test yield. Another technique to improve density is to form both the storage and transfer regions under a single polysilicon gate region. Figure 10 shows a CCD with both storage and transfer regions under the same poly gate regions; such a CCD would be a two electrode/bit. two phase device.11 Although the apparent bit density doubles, considerably more processing steps are required to implement this type of CCD, with an appropriate yield loss encountered. The bit density is not necessarily doubled, because the edge of the depletion implant assumes the nature of a critical dimension; it must be accurately placed in respect to the Poly-Si gate line widths. Although the linewidth requirements are relaxed at poly levels, the additional steps offset the advantage of the wider poly-lines.

CONCLUSIONS


The viability of CCD serial semiconductor memory products has been based upon three major assumptions:


- Significant inherent density improvement of CCD over RAM
- 2. Simpler device, hence simpler processing.
- 3. Higher yields

These three factors are then combined to project a 2X to 4X improvement in cost per bit of CCD serial memory over its RAM counterpart.

LAYOUT AND CROSS-SECTION OF DOUBLE-POLY PROCESS RAM CELL.

Figure 7





However, the experience in the marketplace over the last few years does not support the above assumptions and price projections. There are good reasons to believe that the price projections are overly optimistic-that any price advantage of CCD memory over RAM will be less than 2X per bit. This is because the CCD and one-transistor dynamic RAM are but serial and random-access embodiments of the same basic storage phenomena-dynamic storage in MOS structures. Therefore, they are the same basic technology, and share the same basic problems. For the same linewidth and layout limitations, there is little density advantage in the completed circuits. The process is at best no simpler, and the yields at best are no better. How then can a CCD serial memory part which is more expensive to manufacture per bit sell for less per bit than its RAM counterpart? There is no doubt that good CCD parts can be designed and manufactured, and that they will be technically satisfactory; what is questionable is delivery of parts at the 2X to 4X below RAM cost/bit projected prices.

From a manufacturers standpoint, because of the previously discussed density and yield situation, it does make business sense to divert capacity from RAM production to build parts (CCDs) which cost more to make, but must sell for less. Again, there is little incentive to make the capital investment necessary to

build the higher density CCD parts profitably, and then not use that capability to build higher performance RAM's. So users of CCD serial memory must be cautious in their designs to be sure that the projected price and delivery schedules for CCD parts can be met.

¹Stan Baker, "64K CCDs Receive Mixed Reaction; Memory Makers Question Density", Electronics Engineering Times, Sept. 18, 1978, p.2

²W.S. Boyle and G.E. Smith, "Charge-coupled semiconductor devices," Bell Syst. Tec. J., 49, 587 (1970)

³W.M. Regitz and J. Karp, "Three-transistor-cell 1024-bit 500-ns MOS RAM," IEEE J. Solid-State Circuits, SC-5, 181 (1970)

⁴See, for example, L. Boonstra, C. W. Lambrechtse, and R.H.W. Salters, "A 4096-bit one-transistor per bit random-access memory with internal timing and low dissipation," IEEE J. Solid-State Circuits, SC-8, 305 (197

⁵Electronics, August 22, 1974, p. 128

⁶Electronics, January 9, 1975, p. 30

⁷Electronic Design, February 15, 1975, p. 100

8R.C. Sun and J.T. Clemens, "Characterization of Reverse-Bias Leakage Currents and Their Effect on the Hold Time Characteristics of MOS Dynamic RAM Circuits", presented at the IEDD, December 1977, Washington D.C.


⁹Martin Gold, "STC Uses 65-K-Bit CCD in Module", **Electronic News**, Monday, September 25, 1976, p. 58

¹⁰D.R. Collins, J.R. Barton, D.C. Buss, A.R. Kmetz, and J.E. Schroeder, "CCD Memory Options," ISSCC Dig. Tech. Papers, vol. XVI, pp. 136, 1973

11_{Dean} Toombs, "An update: CCD and bubble memories", IEEE Spectrum, 15, 22(April 1978)

¹²G.R. Mohan Rao and John Hewkin, "64-K dynamic RAM needs only one 5-volt supply to outstrip 16-K parts," Electronics, 109 (September 28, 1978)

LAYOUT AND CROSS-SECTION VIEWS OF 2 DOUBLE-POLY PROCESS CCD. (4 PHASE OR QUASI-TWO PHASE) Poly II Figure 8 (depletion) ï Active Area ation solation I channel I isol End View Top View Poly I (enhancement) Ø2 Ø1 b)CCD Poly I Poly II Poly I Poly ++++++++ ++++ p-Si STORAGE REGION UNDER POLY II-TRANSFER REGION UNDER POLY I



* · · · · · · · · · · · · · · · · · · ·	
2	
MILITARY	
\	
\	



Military Products

INTRODUCTION

The Defense and Aerospace industries are more concerned than ever today about the price and performance of the integrated circuits they purchase. The traditional military IC manufacturers have met the stringent reliability requirements of the military at the cost of being several years behind the state of the art in commercial products. Mostek, which has long been known for being at the leading edge in MOS technology, has a separate Military Products Department serving the special needs of the Defense and Aerospace industries. This organization has the primary objective of providing Mostek's state of the art products screened to MIL, STD, 883, Methods 5004.4 and 5005.5, As MIL-M-38510 slash sheets are issued, the Military Products Department will qualify Mostek's products in the JAN 38510 program.

Mostek is currently pursuing the qualification of the industry standard 16K dynamic RAM, MK4116. This effort will result in the QPL listing of the most advanced MOS device to date.

This brochure describes each of the products Mostek currently offers to MIL. STD. 883B, Method 5004.4, Class B. They are prefixed "MKB" rather than "MK" to designate Class B. Class C and extended temperature devices are available via special order.

PRODUCT OFFERINGS

MKB 4116

The industry standard 16K x 1 Dynamic RAM, Mostek's MK 4116, is available for military requirements as the MKB 4116. Screened to full 883B, Method 5004.4, Class B requirements, Mostek offers the MKB 4116 in three packages; the 16 pin CERDIP ("J"), the 16 pin flat package ("F"), and the leadless chip carrier ("E"). Mostek has received DESC Line Certification for the 4116. A supplementary data sheet (MKB4116-(P/J)-82/83/84) is available.

Temp. Range	Access Time	Notes
-55° to 85°C	200ns	1ms refresh
-55° to 85°C	200ns	
-55° to 85°C	250ns	
0° to 70°C	150ns	
0° to 70°C	200ns	
0° to 70°C	250ns	
-55° to 85°C	250ns	16 Pin Flat
-55° to 85°C	250ns	Leadless chip carrier
	Range -55° to 85° C -55° to 85° C -55° to 85° C 0° to 70° C 0° to 70° C -55° to 85° C	Range Time -55° to 85°C 200ns -55° to 85°C 200ns -55° to 85°C 250ns 0° to 70°C 150ns 0° to 70°C 200ns 0° to 70°C 250ns -55° to 85°C 250ns

MKB 4027

Mostek's industry standard 4K x 1 Dynamic RAM is available for military applications as the MKB 4027. Two versions are available, the standard 16 pin Cer-DIP ("J") and Mostek's 16 pin flat pack ("F"). Both are screened to MIL. STD. 883B. Because the pinout is Mostek's standard, easy upgrading to the MKB 4116 is possible, allowing the corresponding increase in system densities. Supplementary data sheets for the MK4027J 83/84 are available.

Device	Temp. Range	Access Time	Notes
MKB 4027J83	-55° to 85°C	200ns	
MKB 4027J84	-55° to 85°C	250ns	
MKB 4027J2	0° to 70°€	150ns	
MKB 4027J3	0° to 70°C	200ns	
MKB 4027J4	0° to 70°C	250ns	
MKB 4027F84	-55° to 85°C	250ns	16 Pin Flat

MKB 4104

Mostek's popular 4K x 1 static RAM, the MK 4104, has earned its stripes as a full temperature range military device. Featuring Mostek's Edge-Activated™ technology, the MKB 4104 offers a rare combination of low power and high speed among static MOS 4K RAMs.

Reliability is greatly enhanced by the low power dissipation which causes a maximum junction rise of only 6.6 °C at 1.6 MHz operation. The device is packaged in a standard 18 pin CERDIP, and is screened 100% to the requirements of MIL. STD. 883B, Method 5004.4, Class B. A supplementary data sheet, the MK4104P85/86, is available on request.

Device	Temp. Range	Access Time	Notes
MKB 4104J85 MKB 4104J86 MKB 4104J4	-55° to 125°C -55° to 125°C 0° to 70°C		
MKB 4104J5 MKB 4104J6	0° to 70°C 0° to 70°C	300ns 350ns	

Military ROMs

The state of the art in ROMs is available from Mostek, with military processing.

The MKB 34000 2K x 8 ROM, and the MKB 36000 8K x 8 ROM are available with the full military temperature range and full 883B processing. Both are packaged in

standard 24 pin DIPs which are 2708/2716 compatible, and receive rapid prototype turnaround from Mostek's ROM services group. Because the user can select from three temperature ranges, the cost of Mostek's military mask programmable ROMs can be substantially less than E PROMs. Supplementary data sheets are available for the extended temperature versions.

Device	Temp. Range	Access Time	Notes
MKB 36000P84	-55° to 125°C	300ns	
MKB 36000P80	-40° to 85°C	300ns	
MKB 36000P	0° to 70°C	250ns	
MKB 34000P84	-55° to 125°C	450ns	
MKB 34000P80	-40° to 85°C	450ns	
MKB 34000P	0° to 70°C	350ns	

MKB 3880

Leading Mostek's microprocessor batallion is the MKB 3880, the Z80 CPU which is fully software compatible with the popular 8080A. Thus, without the significant investment in software often required, the user can now design in the most advanced 8 bit microcomputer system on the market, while meeting stringent military requirements. Mostek is firmly committed to supporting the Z80 family of peripheral chips with 883B screening, and will pursue JAN qualification of the Z80 should a slash sheet be issued.

Device	Temp. Range	Fre- quency	Max I _{CC}
MKB 3880P20	-55° to 125°C	2.5MHz	200mA
MKB 3880P14	-40° to 85°C	4.0MHz	200mA
MKB 3880P10	-40° to 85°C	2.5MHz	200mA
MKB 3880P4	0° to 70°C	4.0MHz	200mA
MKB 3880P	0° to 70°C	2.5MHz	150mA

MKB 3870

The 3870 is now the green beret of military microprocessors, performing on one chip what formerly required three. The 3870 is software compatible with Mostek's popular F8 family, and is supported by a full line of development systems.

Furthermore, Mostek's ISE concept (In Socket Expandability) ensures that 3870 users will not be outflanked by future advances: the 3872, 3874, and 3876 all will use the 3870 pinout. Mostek will pursue JAN qualification of the 3870 when a slash sheet is issued, and is actively pursuing design modifications to expand the temperature range of the 3870.


Device	Temp. Range	Speed	Notes
MKB 3870P10	-40° to 85°C	4MHz	
MKB 3870P	0° to 70°C	4MHz	


NEW PRODUCT STATUS

Device	Temp. Range	Speed	Sample Avail- ability
MKB 3881P10	-40° to 85°C	2.5MHz	2Q 79
MKB 3881P14	-40° to 85°C	4.0MHz	TBA
MKB 3881P20	-55° to 125°C	2.5MHz	TBA
MKB 3882P10	-40° to 85°C	2.5MHz	2Q 79
MKB 3882P14	-40° to 85°C	4.0MHz	TBA
MKB 3882P20	-55° to 125°C	2.5MHz	TBA
MKB 2716T	TBA	TBA	3Q 79
MKB 4118P	TBA	TBA	3Q 79

TBA = to be announced

Mostek "MKB" FLOW CHART Mil. Std. 883B, Method 5004, Class B





MOSTEK MILITARY DEVICE ORDERING INFORMATION-GENERAL

All Devices - Part Numbering

Electrical Sort

The part number-PrefixBas	er consists of: ic Part Number-	-Electrical Sort-
Prefix	MIL-STD-88 Class B, wit the minimu	nates processing to 33B, Method 5004, th 100% screening at Im, room, and maxi- temperatures.
Basic Part Num	ber - Is the same device.	e as for the generic

- Specifies the temperature range, and in some cases other electri-

cal characteristics.

ELECTRICAL SORT SYSTEMS Microprocessors

Microprocessors				
- 0 - 4 -10 -14 -20	Temp. 0° - 70°C 0° - 70°C -40° to 85°C -40° to 85°C -55° to 125°C	3870 4.0MHz N/A 4.0MHz N/A N/A	3880 2.5MHz 4.0MHz 2.5MHz 4.0MHz 2.5MHz	
RAMs & EPROMs				
- X	0° to 70°C. Comr Specified per "X"		eed as	
-8X	Min to Max rated per "X"	temperati	ure, speed	
-9X	Special attributes	as define	d	
ROMs				
- 0 -80 -84	0° to 70°C -40° to +85°C -55° to +125°C			



Quality Specification

1.0 PURPOSE — To provide a general quality specification for Military/Hi-Rel to be used with the applicable detail specification to ensure a higher than commercial level of device screening, product assurance and quality control.

2.0 SCOPE -

- 2.1 Statement of Scope. This specification establishes the GENERAL requirements for Military/Hi-Rel monolithic MOS/LSI microcircuits supplied by MOSTEK. This document is applicable only to devices with MKB, MKM, or MKX product designator prefixes.
- 2.2 Product Assurance Levels. This specification provides for three (3) levels of product assurance and screening as outlined below and in 3.4 and 3.4.1.
 - 2.2.1. MKB MOSTEK product designator for a device processed to MIL-STD-883, Method 5004, Class B.
 - 2.2.2. MKM MOSTEK product designator for a device processed to MIL-STD-883, Method 5004, Class B, except as modified in 3.4 and 3.4.1 (basic difference from MKB is single pass correlated hi-temp testing with guard band to guarantee 25°C and low temp).
 - 2.2.3. MKX MOSTEK product designator for a custom military device purpose built to a customer P.O. that has some degree of military processing. See 3.4 and 3.4.1.
- 2.3. Applicable Documents. The following documents of issue in effect on the date of release of the MOSTEK Sales Order form a part of this specification to the extent specified herein.
 - A. MIL-M-38510 Microcircuits General Specification For
 - B. MIL-STD-883 Test Methods and Procedures for Microelectronics.
 - C. MIL-STD-1313 Microelectronics Terms and Definitions
 - D. MIL-C-45662 Calibration System Requirements
 - E. MOSTEK Sales Order
 - F. CUSTOMER Purchase Order
 - G. Detail Specification of Applicable Device Type (Military Data Sheet)
 - 2.3.1. Document Hierarchy. In the event of any conflict between this document and the referred documents, the following order of precedence shall apply:
 - A. MOSTEK Sales Order
 - B. Customer Purchase Order
 - C. This document
 - D. Detail Specification (Military Data Sheet)
 - E. Referenced documents

3.0 GENERAL

3.1. General. MOSTEK, in compliance with this specification, shall have and use production and test facilities and a quality and reliability assurance program adequate to assure successful compliance with the provisions of this specification and the detail specification. The individual item requirements shall be as specified herein, and in the detail specification or drawing.

- **3.1.1.** Reference to Detail Specification. For purposes of this specification, when the term "as specified" is used without additional reference to a specific location or document, the intended reference shall be to the detail specification or drawing number which constitutes the applicable individual device specification.
- 3.1.2. Terms, Definitions, and Symbols. For the purpose of this specification, the terms, definitions and symbols of MIL-STD-883, MIL-STD-1313, and MIL-STD-1331 and those contained hereir shall apply and shall be used in the applicable detail specification wherever they are pertinent
 - A. Production Lot. A production lot shall consist of devices manufactured on the same production line(s) by means of the same production technique, materials, controls and design. Where a production lot identification is terminated upon completion of wafer or substrate processing, or at any later point prior to device dealing, it shall be permissible to process more than a single device type in a single production lot provided traceability is maintained by assembling devices into inspection lots as defined herein, at the point where production lot identification is terminated.
 - B. Inspection Lot. A quantity of microcircuits submitted at one time for inspection to determine compliance with the requirements and acceptance criteria of the applicable device specification. Each inspection lot shall consist of microcircuits of a single type, in a single package type, outline and lead finish, or may consist of inspection sublots of several different types, in a single package type, outline and lead finish defined by a single detail specification. Each inspection lot shall be manufactured on the same production line(s) through final seal by the same production techniques, and to the same device design rules and case with the same material requirements, and sealed within the same period not exceeding six weeks.
 - C. Inspection Sublot An inspection sublot shall consist of microcircuits of a single type in a single package type, outline and lead finish, contained on a single detail specification, manufactured on the same production line(s) through final seal by the same production techniques, and to the same device design rules and package with the same material requirements, and sealed within the same period not exceeding six weeks.
 - D. Microcircuit Group Microcircuits which are designed to perform the same type of basic circuit function, which are designed for the same supply, bias and signal voltages and for input/output compatibility and which are fabricated by use of the same basic die construction and metallization; the same die-attach method; and by use of bonding interconnects of the same size, material and attachment method.
 - E. Percent Defective Allowable (PDA). Percent defective allowable is the maximum observed percent defective which will permit the lot to be accepted after the specified 100 percent test.
 - F. Delta (Δ) Limit. The maximum change in a specified parameter reading which will permit a device to be accepted on a specified test, based on a comparison of the present measurement with a specified previous measurement. NOTE: When expressed as a percentage value, it shall be calculated as a proportion of the previous measured value.
 - G. Rework. Any processing or reprocessing operation, other than testing, applied to an individual device, or part thereof, and performed subsequent to the prescribed nonrepairing manufacturing operations which are applicable to all devices of that type at that stage.
 - H. Final Seal. That manufacturing operation which completes the enclosure of a device so that further internal processing cannot be completed without disassembling the device.
 - 1. Device Type. The term device type refers to a single specific microcircuit configuration. Samples of the same device type will be electrically and functionally interchangeable with each other at the die level and environmental limits will be the same for a given device type even though the device class, the case outline, and the lead finish and the lot identification code may be different. A given type shall appear on only one device specification but that detail specification may also specify other similar devices.
- 3.2. Item Requirements. The individual item requirements for microcircuits delivered under this specification shall be documented in the detail specification or drawing. Unless otherwise specified, all microcircuits shall have an operating ambient temperature range from -55°C to +125°C and any reference to minimum or maximum operating temperatures shall refer to the respective lower and upper limits of this range.
- 3.3 Classification of Requirements. The requirements of the microcircuits are classified herein as follows:

REQUIREMENTS	PARAGRAPH	
Product Assurance	3.4	
Screening	3.4.3	
Quality conformance inspection	3.4.4	
Traceability	3.4.5	
Design and construction	3.5	
Marking	3.6	
Workmanship	3.7	

3,4. Product Assurance Requirements. Three levels of microcircuit quality and reliability assurance are provided for in this specification. MKB, MKM and MKX devices shall be those which have been subjected to, and passed all applicable requirements, tests, and inspections detailed herein, for the specified class. Where shown, method references are per MIL-STD-883. For general guidance, the following table summarizes these requirements for the respective device classes:

3.4 Cont.	SCREENING PER	METHOD 5004 of MIL-STD-8	B3	
TEST	MIL-STD- 883A	CONDITION	МКВ	MKM
Internal Visual	2010	Cond. B	100%	100%
Stabilization Bake	1008	24 Hrs @ +150° C	100%	100%
Temperature Cycling	1010	10 cycles min. -65° C to +150° C	100%	100%
Constant Acceleration	2001	30 KG Y ₁ Plane Only	100%	100%
Seal Fine	1014	5 x 10 ⁻⁸ ATM-CM ³ /SEC	100%	100%
Gross	1014	Condition C2	100%	100%
Pre-Burn-in Electrical	Static & Dynamic		100%	100%
Burn-In	1015	MOSTEK Dynamic +160 hours minimum TA = +125° C	100%	100%
Final Electrical Test		Static and Dynamic per Detail Spec	100% Max, 25°C and min rated Temp	, 100% Max Rate Temp
External Visual	2009		100%	100%
Quality Conformance	5005	Group A See Quality Conformance	Max.,25° C and Min. Rated Tem	Rate

- 1/ Manufacturer's Option
- 2/ Delete Subgroups 9, 10 and 11
- 3/ Subgroups 2, 5, and 8 combined at maximum rated temp.

NOTE: MKX is a custom flow, built per the customer drawing and may contain all, some or none of the above flow.

MIL-STD-883A QUALITY CONFORMANCE TEST

	TEST METHOD OF	LTPD IN %	TEST CONDITIONS		
Group A (Each Lot)	MIL-STD-883		MKB Series MKM Series		NOTES
Static Test			Per Detail Spec at	Max Rated Temp	
Dynamic Test	5005		min., 25°C and max	2/	1
Functional Test			temperature 1/		
GROUP B (Each Lot)		4.			
Physical Dimensions	2016	2 Dev	Per Detail Spec	Per Detail Spec	3, 4
Resistance to Solvents	2015	3 Dev	Marking Durability	Marking Dura-	
				bility	3, 5
Internal Visual	2014	2 Dev	Internal Construc-	Internal Con-	l
			tion Verification	struction	2.0
Bond Strength	2011	15	Condition D	Verification Condition D	3, 6
Bond Strength	2011	10		Condition D	3, 7
Solderability	2003	15	260 ± 10°C	260 ± 10°C	3, 8
GROUP C (9/)					9
Operating Life	1005	5	+125°C 1000 Hrs.	+125°C 1000 Hrs	
End Point Electrical			Max Rated Temp	Max Rated Temp	
Temp Cycle	1010		-65°C to +150°C	-65°C to +150°C	
Constant Acceleration	2001	15	Cond. E	Cond. E	
Fine and Gross Leak	1014		5 x 10 ⁻⁸	5 x 10-8	
			ATM-CM3/SEC	ATM-CM3/SEC	
End Point Electrical			Max Rated Temp	Max Rated Temp	
GROUP D (9/)					9
Physical Dimensions	2016	15	Per Detail Spec	Per Detail Spec	
Lead Integrity	2004	15	Condition B2	Condition B2	
Fine and Gross Leak	1014	15	5 x 10 ⁻⁸	5 x 10-8	
			ATM-CM ³ /SEC	ATM-CM ³ /SEC	1
Thermal Shock	1011	15	Condition B	Condition B	T
Temperature Cycling	1010	15	Condition C	Condition C	1
		-	-100 Cycles	-100 Cycles	
Moisture Resistance	1004	15	10 Cycles	10 Cycles	
Fine and Gross Leak	1014	15	5 x 10 ⁻⁸	5 x 10 ⁻⁸	
			ATM-CM ³ /SEC	ATM-CM3/SEC	1
End Point Electrical			Max Rated Temp	Max Rated Temp	
Mechanical Shock	2002	15	Condition B	Condition B	
Vibration	2007	15	Condition A	Condition A	1
Constant Acceleration	2001	15	Condition D	Condition D	
Fine and Gross Leak	1014	15	5 x 10-8	5 x 10 ⁻⁸	
End Point Floatrical			ATM-CM ³ /SEC	ATM-CM ³ /SEC	
End Point Electrical			Max Rated Temp	Max Rated Temp	
Salt Atmosphere	1009	15	Condition A	Condition A	l

3.4.1. Cont:

(1/)Delete Subgroups 9, 10, 11 (2/)Subgroups 2, 5, and 8 at Maximum Rated Temp to a combined LTPD of 7% (3/) Electrical Rej. may be used (4/) 2 Devices from each lot will be tested. Accept on 0/, reject on 1. (5/) 3 Devices from each lot will be tested. Accept on 0/, reject on 1. (6/) 1 Device from lot will be tested. Accept on 0/, reject on 1. (7/)Test Sample may be pulled prior

- to sealing. (8/) Solderability sample must have seen time/temp exposure or burn-in. (9/) Group C and D tests will be performed "only" when specified on the Customer Purchase Order.
- **3.4.2 Change of Qualified Product.** MOSTEK shall notify the customer prior to the implementation of any major change of the product or product assurance program which may affect performance, quality-reliability and interchangeability.
- 3.4.3. Screening. All microcircuits to be delivered in accordance with this specification shall have been subjected to, and passed, all the screening tests detailed in Paragraph 3.4 for the type of microcircuit and product assurance level (device class) specified. Sampling inspections shall not be an acceptable substitute for any specified screening test.
- **3.4.4.** Quality Conformance Inspection. Microcircuits shall not be accepted or approved for delivery until the inspection lot has passed quality conformance inspection. (See 4.3.)
- 3.4.5. Tracability. See 3.1.2. (A)
- **3.5.** Design and Construction. Microcircuit design and construction shall be in accordance with all the requirements specified herein and in the detail specification or drawing.
 - 3.5.1. Package. All devices supplied under this specification shall be hermetically sealed in glass, metal or ceramic (or combinations of these) packages. No organic or polymetic materials (lacquers, varnishes, coatings, adhesives, greases, etc.) shall be used inside the microcircuit package, and no desiccants shall be contained in the microcircuit package unless otherwise specified. Polymer impregnations (backfill, docking, etc.) of the microcircuit packages shall not be permitted.
 - **3.5.2. Metals.** External metal surfaces shall be corrosion-resistant or shall be plated or treated to resist corrosion. External leads shall meet the requirements specified in 3.5.5.
 - 3.5.3. Other Materials. External parts, elements or coatings including markings shall be inherently non-nutrient to fungus and shall not blister, crack, outgas, soften, flow or exhibit defects that adversely affect storage, operation or environmental capabilities of microcircuits delivered to this specification under the specified test conditions.
 - 3.5.4 Internal Conductors. Internal thick film conductors on silicon die or substrate (metallization stripes, contact areas, bonding interfaces, etc.) shall be designed so that no properly fabricated conductor shall experience in normal operation (at worst case specified operating conditions), a current density in excess of the maximum allowable value shown below for the applicable conductor material:

CONDUCTOR MATERIAL

MAXIMUM ALLOWABLE CURRENT DENSITY

Aluminum (99.99% pure or doped) without glassivation

 $2 \times 10^5 \, \text{A/cm}^2$

Aluminum (99.99% pure or doped) glassivated

 $5 \times 10^5 \, A/cm^2$

the state of the s

Gold

6 X 10⁵ A/cm²

All other (unless otherwise specified) $2 \times 10^5 \text{ A/cm}^2$

The current density shall be calculated at the point(s) of maximum current density (i.e. greatest current (see 3.5.5 (a)) per unit cross section) for the specific device type and schematic or configuration.

(a) Use a current value equal to the maximum continuous current (at a full fanout for digitals or at maximum load for linears) or equal to the simple time-averaged current obtained at maximum rated frequency and duty cycle with maximum load, whichever results in the greater current value at the point(s) of maximum current density. This current value shall be determined at the maximum recommended supply voltage(s) and with the current assumed to be uniform over the entire conductor cross sectional areas.

3.5.5. Lead Material and Finish.

Α.

3.5.5.1. Lead Material. Lead material shall conform to one of the following chemical compositions:

Type A
Iron53 percent, nominal
Nickel
Cobalt
Manganese0.65 percent, maximum
Carbon 0.06 percent, maximum
Silicon0.20 percent, maximum
Aluminum0.10 percent, maximum
Magnesium 0.10 percent, maximum
Zirconium 0.10 percent, maximum
Titanium 0.10 percent, maximum

(Combined total of aluminum, magnesium, zirconium and titanium to be a maximum of 0.20 percent).

В.	Type B
	Nickel
	Manganese
	Silicon0.30 percent, maximum
	Carbon
	Chronium 0.25 percent, maximum
	Cobalt 0.50 percent, maximum
	Phosphorous 0.025 percent, maximum
	Sulfur 0.025 percent, maximum
	Aluminum0.10 percent, maximum
	Iron Remainder

- 3.5.5.2. Lead Finish. Lead finish shall conform to one of the following as applicable.
 - A. Hot solder dip The hot solder dip shall be homogeneous with a minimum thickness at the crest of the major flats of 200 microinches (50.8 nm) of solder (SN60 to SN63) over the preliminary finishes in accordance with (b) or (c) below or over nickel plate with a plating thickness of 100 microinches (25.4 nm) minimum and 200 microinches (50.8 nm) maximum.
 - B. Bright acid tin plate Thickness of 100 microinches (25.4 nm) minimum and 400 microinches (101.6 nm) maximum. Optional electroless or electrolytic nickel or copper underplating, if used, shall be a minimum of 10 microinches (25.4 nm) in thickness. NOTE: It is recognized that "bright acid tin plate", a term which refers to the process as well as the appearance, can yield a range of texture or reflectivity. It is intended that this finish be dense and continuous and that it will meet the solderability and environmental requirements of this specification.
 - C. Gold plate Gold plating shall be a minimum of 99.7 percent gold (0.3 percent maximum for all impurities and other metals combined). Gold plating shall be a minimum of 50 microinches (12.7 nm) and a maximum of 225 microinches (57.4 nm) thick. Optional electroless or electrolytic nickel or copper underplating, if used, shall be a minimum of 10 microinches (2.54 nm) and a maximum of 100 microinches (25.4 nm) in thickness.
- **3.5.6.** Die Thickness. Unless otherwise specified, the minimum die thickness for all microcircuits shall be 0.006 inch (.15 mm).

- 3.6. Marking of Microcircuits. Marking shall be in accordance with the requirements of this specification, and the identification and marking provisions of the detail specification or drawing. The marking shall be legible, and complete and shall meet the resistance to solvents requirements of MIL-STD-883, Method 2015. If any special marking is used, it shall in no way interfere with the marking required herein, and shall be visibly separated therefrom. The following marking shall be placed on each microcircuit unless otherwise specified:
 - A. Index point (3.6.1)
 - B. Part number
 - C. Inspection lot identification code (3.6.2)
 - D. Manufacturer's identification
 - E. Country of origin (3.6.3)
 - F. Serialization, when applicable (3.6.4)
 - **3.6.1.** Index Point. The index point, tab or other marking indicating the starting point for numbering of leads or for mechanical orientation shall be as specified.
 - 3.6.2. Inspection Lot Identification Code. Microcircuits shall be marked by a unique code to identify the inspection lot (see 3.1.3 (b) and 3.1.3 (c)) and identify the first or the last week of the period (six weeks maximum) during which devices in that inspection lot were sealed. The first two numbers in the code shall be the last two digits of the number of the year, and the third and fourth numbers shall be two digits indicating the calendar week of the year. When the number of the week is a single digit, it shall be preceded by a zero. Reading from left to right or from top to bottom, the code number shall designate the year and week, in that order. When more than one lot of a type is to be identified within the same week, an inspection lot identification suffix letter, representing each lot identified during that week and lettered uniquely shall appear on each microcircuit immediately following the inspection lot data code so that each inspection lot is identified by the inspection lot date code and by the lot identification suffix letter, if one is required.
 - **3.6.3. Country of Origin.** The phrase "Made in U.S.A." shall be marked in small characters below or adjacent to the other marking specified, except that for microcircuits made in a foreign country the phrase shall be changed accordingly. If there is limited space, the marking may be shortened to "U.S.A." or to the appropriate accepted abbreviation for the country of origin.
 - **3.6.4.** Serialization. Prior to the first recorded electrical measurement in screening, when specified, each microcircuit shall be marked with a unique serial number assigned consecutively within the inspection lot. This serial number allows traceability of test results down to the level of the individual microcircuit within that inspection lot.
 - 3.6.5. Marking Location and Sequence. Unless otherwise specified, the part number, inspection lot identification code, and serialization (where applicable), shall be located on top surface of flat packages or dual-in-line configurations and on either the top or side of cylindrical packages (TO-96 and similar configurations). The index point shall be marked as specified. The balance of the markings may be placed in any suitable location so as to perform their required functions and not interfere with the other markings.
 - 3.6.6. Marking on Initial Container. All of the markings specified in 3.6, except the index point and serialization shall appear on the initial protection or wrapping for delivery (container, carton, box, plastic envelope, etc.) and this marking shall be in accordance with MIL-STD-129.
 - 3.6.7. Marking Option for Controlled Storage. Where microcircuits are subjected to testing and screening in accordance with some portion of the product assurance requirements and stored in controlled storage areas pending receipt of orders requiring conformance to the same or a different level, the inspection lot identification code shall be placed on the microcircuit package along with the other markings specified in 3.6 sufficient to assure identification of the material. As an alternative, if the microcircuits are stored together with sufficient data to assure traceability to processing and inspection records, all markings may be applied after completion of all inspections to the specified level.

- 3.6.8. Marking Procedure Option. MOSTEK has the option of marking the entire lot or only the sample devices to be submitted to qualification or Groups B, C, and D quality conformance inspection as applicable. If the manufacturer exercises the option to mark only the sample devices, the procedures shall be as follows:
 - A. The sample devices shall be marked prior to performance of Groups B, C and D quality conformance inspections, as applicable.
 - B. At the completion of inspection, the marking of the sample devices shall be inspected for conformance with the requirements of 3.6.
 - C. The inspection lot represented by a conforming inspection sample shall then be marked and any specified visual and mechanical inspection performed.
 - D. The marking materials and processing applied to the inspection lot shall be to the same specifications as those used for the inspection sample.
- 3.7. Workmanship. Microcircuits shall be manufactured, processed, and tested in a careful and workmanlike manner in accordance with good engineering practice and with the requirements of this specification.
 - **3.7.1.** Rework Provisions. All rework permitted on microcircuits procurred under this specification shall be accomplished in accordance with procedures and safeguards documented and available for review. No delidding or package opening for rework shall be permitted for microcircuits of any class. Allowable rework of sealed packages includes recleaning of any microcircuit or portion thereof, rebranding to correct defective marking and lead straightening (provided the reworked devices meet the requirements of 4.6.2 for conditions of leads).
 - **3.7.1.1.** Rebonding of Monolithic Devices. Unless otherwise specified, rebonding of monolithic microcircuits shall be permitted with the following limitations:
 - A. No scratched, open or discontinuous metallization paths or conductor patterns shall be repaired by bridging with or addition of bonding wire or ribbon.
 - B. All rebonds shall be placed on at least 50% undisturbed metal and no more than one rebond attempt at any design bond location shall be permitted at any pad or post and no rebonds shall be made directly over an area where metallization of intended bond areas has been lifted.
 - C. The total number of rebond attempts shall be limited to a maximum of 10 percent of the total number of bonds in the microcircuit. The 10 percent limit on rebonds may be interpreted as the nearest whole number of bonds in the microcircuit. A bond shall be defined as a wire to post or wire to pad bond (i.e. for a 14 lead wire bonded package there are 28 bonds). Bond-offs required to clear the bonder after an unsuccessful first bond attempt need not be considered as rebonds provided they can be identified as bond-offs by being made physically off the plated post or if they contain a non-typical number of wedge marks. The initial bond attempt need not be visible. A rebond attempt at one end of the wire counts as one rebond; a replacement of a wire bonded at both ends, or an unsuccessful bond attempt of a wire already bonded at the other end, counts as two rebonds. A bond on top of another bond is not permissible.

4.0 PRODUCT ASSURANCE PROVISIONS

- 4.1. Safety Requirements Not Applicable
 - 4.1.1. Responsibility for Tests and Inspections. Unless otherwise specified in the contract or purchase order, MOSTEK is responsible for the performance of all tests and inspection requirements as specified herein and in the detail specification. Except as otherwise specified in the contract or order, the manufacturer may use his own or other suitable facilities.
 - 4.1.2. Inspection During Manufacture. MOSTEK shall establish and maintain inspection at appropriately located points in the manufacturing process in accordance with the procedures described in 20.1.1 of Appendix A of MIL-M-38510 to assure continuous control of quality of materials, subunits and parts during fabrication and testing. This inspection shall be adequate to assure

compliance with the applicable procurement documentation and quality standards for microcircuits manufactured to this specification and the applicable detail specification.

- **4.1.3.** Control and Inspection of Procurement Sources. MOSTEK shall be responsible for assuring that all supplies and services used in the manufacture and test of microcircuits conform to all the requirements of this specification, the detail specification, and other provisions of the applicable procurement documentation.
- 4.1.4. Inspection Records.
- 4.1.4. Inspection Records. MOSTEK shall maintain adequate records of all examinations, inspections, and tests accomplished in accordance with 4.0. Records shall be retained as specified in 20.1.2 of Appendix A of MIL-M-38510.
- 4.2. General Inspection Conditions. The general requirements of MIL-STD-883 shall apply.
 - 4.2.1. Classification of Examinations and Tests. The examinations and tests required to assure conformance to the specified product assurance levels of microcircuits or lots thereof are classified as follows:

Requirement	Paragraph
Quality Conformance Inspection	4.3
Screening	4.4
Data reporting	4.6

- **4.2.2.** Sampling. Statistical sampling for quality conformance inspections shall be in accordance with the sampling procedures of appendix B of MIL-M-38510, and as specified in the detail specification or drawing, as applicable. Reserve sample devices may be tested with the subgroups to provide replacements in the case of test equipment failure or operator error. These devices shall be used in predesignated order.
 - 4.2.2.1. Disposal Of Samples. Devices subjected to destructive tests or which fail any test shall not be shipped on the contract or purchase order as acceptable product. They may, however, be delivered at the request of the procuring activity if they are isolated from, and clearly identified so as to prevent their being mistaken for acceptable product. Sample microcircuits, form lots which have passed product assurance inspections or tests and which have been subjected to mechanical or environmental tests specified in Groups B, C and D inspection and not classified as destructive, may be shipped on the contract or purchase order provided the test has been proved to be nondestructive (see 4.2.2.3) and each of the microcircuits subsequently passes final electrical tests per the applicable device specification.
 - **4.2.2.2. Destructive Tests.** Unless otherwise specified, the following MIL-STD-883 tests shall be classified as destructive:

Internal visual and mechanical (Method 2014)
Bond strength.
Solderability.
Moisture resistance.
Lead integrity.
Salt atmosphere.
SEM inspection for metallization.
Steady state life test (accelerated).
Die shear strength test.

All other mechanical or environmental tests (other than those listed in 4.2.2.3), shall be considered destructive initially, but may subsequently be considered nondestructive. The accumulation of data from five repetitions of the specified test on the same sample of product, without evidence of cumulative degradation or failure to pass the specified test

requirements in any microcircuit in the sample, is considered sufficient evidence that the test is nondestructive. Any test specified as a 100 percent screen shall be considered non-destructive for the stress level and duration or number of cycles applied as a screen.

4.2.2.3. Nondestructive Tests. Unless otherwise specified, the following tests are classified as nondestructive:

Barometric pressure
*Steady state life
*Intermittent life
Seal
External visual
Internal visual (pre-cap)
*Burn-in screen
Radiography

*When the test temperature exceeds the maximum specified junction temperature for the device (including maximum specified for operation or test), these tests shall be considered destructive.

- 4.2.3. Formation of Lots. Microcircuits shall be segregated into identifiable production lots as defined in 3.1.3(a) as required to meet the production control and inspection requirements of Appendix A of MIL-M-38510. Microcircuits shall be assembled into inspection lots as defined in 3.1.3(b) and 3.1.3(c) as required to meet the product assurance inspection and test requirements of this specification.
 - 4.2.3.1. Resubmission of Failed Lots. Resubmitted lots shall be kept separate from new lots and shall be clearly identified as resubmitted lots. When any lot submitted for quality conformance inspection fails any subgroup requirement of group A, B, C or D tests, it may be resubmitted once for that particular subgroup using tightened inspection criteria (as defined in 30.2.6 of Appendix B of MIL-M-38510). A second resubmission using tightened inspection criteria is permitted only if failure analysis is performed to determine the mechanism of failure for each failed microcircuit from the prior submissions and it is determined that failure(s) is due to:
 - A. A defect that can be effectively removed by rescreening the entire lot, or
 - B. Random type defects which do not reflect poor basic device design or poor basic processing procedures.
 - C. Testing errors resulting in electrical damage to the device.

In all instances where analysis of the failed devices indicates that the failure mechanism is due to poor basic processing procedures, a basic design fault or non-screenable defects, the lot shall not be resubmitted.

- **4.2.4. Test Method Deviation.** Deviations from test methods or tests circuits specified are allowed provided that such deviations in no way relax the requirements of this specification.
- **4.2.5.** Procedure in Case of Test Equipment Failure or Operator Error. Whenever a microcircuit is believed to have failed as a result of faulty test equipment or operator error, the failure shall be entered in the test record which shall be retained for review along with a complete explanation verifying why the failure is believed to be invalid.
 - 4.2.5.1. Procedure for Sample Tests. When it has been established that a failure is due to test equipment failure or operator error and it has been established that the product has not been damaged or degraded, a replacement microcircuit from the same inspection lot may be added to the sample. The replacement microcircuit shall be subject to all those test to which the discarded microcircuit was subjected prior to its failure and to any remaining specified tests to which the discarded microcircuit was not subjected prior to its failure. The manufacturer, at his own risk, has the option of replacing the failed microcircuit and

continuing with the tests before the validity of the test equipment failure or operator error has been established.

- 4.2.5.2. Procedure for Screening Tests. When it has been established that a lot failure(s) during the screening test(s) is due to operator or equipment error and it has been established that the remaining product has not been damaged or degraded, the lot or surviving portion of the lot, as the case may be, may be resubmitted to the corrected screening test(s) in which the error occurred. Failures verified as having been caused by test equipment failure or operator error shall not be counted in the PDA calculation (when applicable).
- 4.3. Quality Conformance Inspection.
 - **4.3.1.** General. Quality conformance inspection shall be conducted in accordance with the applicable requirements of Groups A, B, C and D of Method 5005, MIL-STD-883, for the specified device class. (See 3.4.1.)
 - **4.3.2. Group A Inspection.** Group A inspection shall be performed on each inspection lot in accordance with Method 5005 of MIL-STD-883 and shall consist of electrical parameter tests specified for the specified device class. Group A inspection may be performed in any order. If an inspection lot is made up of a collection of sublots, each sublot shall pass Group A inspection as specified.
 - 4.3.3. Group B Inspection. Group B inspection shall be performed on each inspection lot, for each different package type (i.e. case outline, materials and lead finish), on each different device specification. Group B shall consist of mechanical and environmental tests in accordance with Method 5005 of MIL-STD-883 for the specified device class. Testing of one device type sublot in any subgroup shall be considered as complying with the requirements for that subgroup for all types in the inspection lot. Different device types may be used for each subgroup. A different device type sublot shall be tested for subgroup 2 at each successive Group B inspection until all qualified device types on that detail specification, being submitted for acceptance, have been tested. Except as otherwise specified, this inspection shall be applied only to completed and fully marked devices from lots which have been subjected to and passed the Group A tests.
 - 4.3.3.1. Group B Sample Selection. Samples for Group B subgroups shall be chosen at random from any sublot which has completed the screening requirements of paragraph 4.4 and been submitted to quality conformance inspection (see 30.1.1 of Appendix B of MIL-M-38510).
 - **4.3.4. Group C Inspection.** Group C inspection (die related tests) shall be in accordance with Method 5005 of MIL-STD-883 and shall include those tests specified which are performed periodically. Group C tests shall be performed only when specified on the Purchase Order.
 - 4.3.4.1. Group C Sample Selection. Samples for subgroups in Group C shall be chosen at random from any inspection lot of a particular microcircuit group which is submitted to and passes Group A tests for quality conformance inspection during the week in which the first lot of that microcircuit group is submitted in each specified Group C inspection period. Samples from the lot may be subjected to Group C inspection whether or not the specified inspection lot has passed Group B quality conformance inspection. Testing of one device type for each subgroup shall be considered as complying with the requirements for that subgroup for all types on the detail specification(s) within that same microcircuit group. A different device type shall be tested at each successive inspection interval until all device types qualified on the detail specification(s) with the microcircuit group have been tested.

When none of the lots passing Group A during the week in which the first lot is submitted contains the devices type which is due to be tested, the samples for inspection shall be chosen from those types in the lot being tested which have not been used for the longest time for Group C die-related inspection. The next lot submitted which contains the skipped type shall be subjected to Group C inspection as part of its quality conformance inspection. Successful completion of Group C inspection shall initiate a new Group C die-related inspection period. For nonconformance see 4.3.7.

- **4.3.5. Group D Inspection.** Group D inspection (package-related tests) shall be in accordance with Method 5005 of MIL-STD-883 and shall include those package or case-related tests which are performed periodically. The group D tests shall be performed periodically as specified on the Purchase Order for each different package, case or construction.
 - 4.3.5.1. Group D Sample Selection. Samples for subgroups in Group D shall be chosen at random from any inspection lot containing the intended package, case or construction which is submitted to and passes Group A tests for quality conformance inspection during the week in which the first lot containing the intended package is submitted in each Group D inspection period. Testing of a subgroup using a single device type enclosed in the intended package shall be considered as complying with the requirements for that subgroup for all detail specifications utilizing that package. Different types from the inspection lot may be used for each subgroup. Testing of different types on a rotation basis is not required. Successful completion of Group D inspection shall initiate a new group D package-related inspected period. For non conformance see 4.3.7.
- **4.3.6.** End Point Tests for Groups C and D Inspection. Specified post-test parameters shall be measured for each microcircuit for the sample after completion of all other specified tests in the subgroup. Additional measurements may be made at the discretion of the manufacturer.

At the end of each Group C and D subgroup, end point measurements shall include visual examination without magnification to assure marking on each microcircuit tested is legible and complete (see 3.6). Damage to marking caused by mechanical fixturing or handling during tests shall not be cause for lot rejection, but devices so damaged shall be individually remarked or shall be rejected for shipment.

- **4.3.7.** Nonconformance. Samples which fail subgroup requirements of Groups A, B, C, or D may be resubmitted in accordance with the provisions of 4.2.3.1. However, if the lot is not resubmitted or fails the resubmission of 4.2.3.1 the lot shall not be shipped. Samples from subsequent lots of the same microcircuit group for Group C failures or the same package type for Group D failures shall then be subjected to all the tests in the subgroup in which the failure occurred, on a lot-by-lot basis until three successive lots pass the failed subgroup. The testing may then return to periodic testing. A device type which fails a Group C inspection shall not be accepted until the device type which failed successfully completes the failed Group C subgroup(s). No other device types in the group represented by the failed device type may be accepted until the Group C inspection requirements have been satisfied with a device type in the group. A package type which fails a Group D inspection shall not be accepted until the package type which failed successfully completes the failed Group D inspection subgroup(s).
- 4.4 Screening. Each microcircuit shall have been subjected to and passed all the screening tests detailed in Paragraph 3.4. for the specified product assurance level and type of microcircuit in order to be acceptable for delivery. When a PDA (see 3.1.2(c) or delta limits (see 3.1.2(f)) have been specified or other conditions for lot acceptance have been imposed, the required data shall be recorded and maintained as a basis for lot acceptance. Devices which fail any test criteria in the screening sequence shall be removed from the lot at the time of observation or immediately at the conclusion of the test in which the failure was observed. Once rejected and verified as a device failure, no device may be retested for acceptance.
 - **4.4.1.** Burn-in. Burn-in shall be performed on all microcircuits where specified and the specified preand post-burn-in electrical parameters shall be measured.
 - **4.4.1.1.** Lots Resubmitted for Burn-In. Unless otherwise specified, lots may be resubmitted for burn-in one time only and may be resubmitted only when the observed percentage of parts which were in the original lots. Resubmitted lots shall be kept separate from new lots and shall be inspected for all specified characteristics using a tightened inspection PDA equal to the next lower number in the LTPD series.
- **4.5.** External Visual Screen. The final external visual screen shall be conducted in accordance with Method 2009 of MIL-STD-883 after all other 100 percent screens have been performed to determine that no damage to, or contamination of the package exterior has occurred.

MILITARY/ HI-REL Specifications

- 4.6 Data Recording. The results of all quality conformance tests and inspections and the results of all required failure analyses shall be recorded and maintained in the manufacturer's facility. The disposition of all lots or samples submitted for screening (where PDA is specified), or quality conformance inspection shall be fully documented and lots which fail any specified requirement shall be recorded at failed lots whether resubmitted or withdrawn. Disposition of resubmitted lots shall likewise be recorded so that a complete history is available for every lot tested from initial submission to final disposition including all failures, resubmissions and withdrawals.
- **4.7. Inspection of Preparation for Delivery.** Sample packages and packs shall be selected and inspected in accordance with MIL-M-55565, or as specified in the contract or order.

5.0 PREPARATION FOR DELIVERY.

- **5.1 Preservation-packaging and Packing.** Microcircuits shall be prepared for delivery in accordance with preservation-packaging and packing conforming to Level A, B or C requirements of MIL-M-55565 unless otherwise specified in the procurement document (see 6.1(e)).
 - 5.1.1. Packaging and Packing. No packaging or packing material that is used shall crumble, flake, powder or shred. The cushioning material near or in contact with the microcircuits shall not be fibrous in form which might cause the microcircuit leads to be caught and damaged upon removal. Individual microcircuits shall be separated from all others, physically restrained from vibration and mechanically isolated from shock that might cause damage or degradation to the part. Leads must be supported to prevent vibration and retain their shape and position.
 - **5.1.2.** Unit Container. When specified on the detail drawing or purchase order (see 6.1(e)) individual microcircuits shall be supplied mounted in the specified carrier or unit container. Leads must be secured to protect against vibration and retain their shape. Marking on the unit pack, carrier container, or initial contained shall be as specified in 3.6.10.

6.0 NOTES.

- 6.1 Ordering Data. Procurement documents should specify the following:
 - A. Part number.
 - B. Title, number and date of this specification.
 - C. Title, number and date of applicable detail specification or drawing and identification or the originating design activity.
 - D. Test data to be furnished.
 - E. Selection of applicable level of packaging and packing required (see 5.0). Specification of unit container, when applicable (see 5.1), and special marking when applicable.
 - F. Product assurance level and product assurance options, when applicable (see 3.4)
 - G. Design documentation to be furnished (see 3.5.4)
 - H. Lead finish letter when required (see 3.5.5)
 - I. Requirements for failure analysis, when applicable.
 - J. Requirements for notification of change (see 3.4.2) to the procuring activity, when applicable.
- 6.2. Re-evaluation of Lot Quality. The specified LTPD method is designed for source inspection and provides a high degree of assurance that a lot has a proportion defective no greater than the specified LTPD value. Re-evaluation of any given lot to the same LTPD and acceptance number has the net effect of increasing the probability of rejection or the manufacturer's risk. This is especially true when the initial sampling plan is based on a low acceptance number or when lot re-evaluation is done using a lower acceptance number than was used in the initial sampling plan. Table B-I of Appendix A of MIL-M-38510 provides examples of the approximate quality levels required to satisfy any selected sampling plan. To minimize the effect of re-evaluation on the manufacturer's risk, whenever the quality of a lot is re-evaluated by sampling inspection subsequent to the manufacturer's demonstration of compliance with the quality requirements, the sampling plan shall be based on the next higher acceptance number (for the same LTPD) above that used in the initial lot evaluation. If the initial acceptance number is not known, or if the original inspection was conducted as a screening or 100 percent inspection, then the lot being re-evaluated shall not be rejected using an acceptance number of less than 3. Lots may, however, be accepted on re-evaluation using an acceptance number as low as 0. When deemed necessary, the purchase order may specify detailed criteria for lot re-evaluation and disposition other than the above. Government sources inspection procedures or resubmission of failed lots shall not be considered as re-evaluation of lot quality but rather as a part of the initial quality conformance procedure.

MOSTEK MILITARY DEVICE ORDERING INFORMATION-GENERAL

All Devices - Part Numbering

			- 0	0°
The part number co	onsists of:		- 4	0°
-PrefixBasic P	art Number-	-Electrical Sort-	-10	-40
			-14	-40
Prefix		nates processing to		-55
	Class B, wit	33B, Method 5004, h 100% screening at	HAMS	EPROM
		m, room, and maxi- temperatures.	- X	0° to
Pagia Daw N. J.		•	-8X	Specif Min to
Basic Part Number		as for the generic		per ">
	device.		-9X	Specia
Electrical Sort	- Specifies the	e temperature range,	ROMs	
	and in some	cases other electri-	- 0	0° to

cal characteristics.

ELECTRICAL SORT SYSTEMS

Microprocessors

	Temp.	3870	3880
- 0	0° - 70°C	4.0MHz	2.5MHz
- 4	0° - 70°C	N/A	4.0MHz
-10	-40° to 85°C	4.0MHz	2.5MHz
14	-40° to 85°C	N/A	4.0MHz
20	-55° to 125°C	N/A	2.5MHz
RAMs & I	EPROMs		

RAMs & E	PROMs
- X	0° to 70°C. Commercial Speed as Specified per "X"
-8X	Min to Max rated temperature, speed per "X"
-9X	Special attributes as defined
ROMs	
- 0 -80 -84	0° to 70°C -40° to +85°C -55° to +125°C

MIL-M38510 Sampling Plan

MIL-M38510 SAMPLING PLAN

									¥	MIL STD 105D	105D														
	TABLE													Ι¥	TABLE 11-A										
Sample	Sample size co	ode letters								Sin	Single sampling plans for normal inspection (Master table)	mpling	plan	for n	ormal	inspec	tion (Maste	r table						
Lot or	Gen	General inspection levels	levels		-						ACI	Acceptable Quality Levels (normal inspection)	le Ori	ality L	evels (norma	l insp	ection	-						
batch size		NORMAL	-	e poo	size	.010	.015	.025	.040	.065	0.10	0.15	0.25	0.40	0.65	5 1.0	\vdash	1.5	2.5	4.0	6.5	2	15	\vdash	25
	-	=	■↓	ещег	Ť	Ac Re	Ac Re Ac Re	Ac Re	Ac Re	Ac Re	Ac Re	Ac Re	Ac Re	e Ac Re	Ąç	Re Ac	Re Ac Re Ac Re	Re	c Re	Ac Re Ac Re	Ac Be	Ac Re	e Ac	Ac Re Ac Re	æ
2 to 8	⋖	₹	8	⋖	2																> [≺		>		2
9 to 15	. ⋖	&	3	6	6														>			-		2 2	က
16 to 25	6 0	<u> </u>	٥	ပ	2															-	>		2 2	3 3	4
26 to 50		0	ш	٥	8	····												-	-	+	1 2	2	8	5	9
51 to 90	<u> </u>	ш	ц.	ш	13										_	_			-	1 2	2 3	6	4	9	
91 to 150		L	5	ц.	20			-							-	-		_	1 2	2 3	3 4	ro.	2 9	8 10	10 11
4			:	5	32										_			~	2 3	3 4	5 6	7	9 10	11 14	14 15
131 10 280		s 3	-	Ι	22							>	- - -			_	2 2	က	3 4	5	7 8		10 11 14 15	15 21	22
			, ×	7	80							-2-			-	2 2	9	4	5 6	7 8	10 11	10 11 14 15	21	. 22	
		•	:	×	125						- 5-	-	_	_	2	3	5	9	7 8 1	10 11	14 15	77	22		
1201 to 3200	=	×	_	_	200					- 2-	4		<u>-</u>	2	е В	4 5	2 9	80	10 11	14 15	21,22	_		<u> </u>	
3201 to 10000	_	_	Σ	Σ	315				► 5	-		1 2	~	е С	4 ت	- 9	8	10 11 14	15	21 22	-				
10001 to 35000	<u>~</u>	Σ	z	z	200			-2-	+-		12	2 3	3,	5	6 7	8 10	10 11 14 15	15 21	1,22	-					
35001 to 150000	7 00	Z	٥.	۵	800		-2-	_		12	23	3 4		6 7	- 9	10 11 14 15 21	15 21	27							
150001 to 500000	W 00	<u>o</u>	a	o	1250	~ 5			12	2 3	3.4	5 6		8 10 1	10 11 14 15 21		7 72								
500001 and over	Z	<u> </u>	<u>«</u>	æ	2000			12	23	3.4	56	7 8	10 11	1 14 15	2	22									
de la final de la constanta de	ling	wolad nela	T.C.	arrow If sample size equals or exceeds, lot or batch size	eize enu	ale or	paceed	to to	r bate	h size															

▼= Use first sampling plan below arrow. If sample size equals, or exceeds, lot or batch size, do 100 percent inspection
 ★= Use first sampling plan above arrow.
 Re = Rejection number. Ac = Acceptance number.

TABLE C—1. LTPD sampling plans 1/2/ Minimum size of sample to be tested to assure, with a 90 percent confidence, that a lot having percent-defective equal to the specified LTPD will not be accepted (single sample).


Max. Percent Defective (LTPD) or λ	20	15	10	2	.c	က	2	1.5	-	0.7	0.5	0.3
Acceptance Number (C) (r = c + 1)				(For devi	Mi ce-hours	inimum Sa equired fo	Minimum Sample Sizes s required for life test, r	Minimum Sample Sizes (For device-hours required for life test, multiply by 1000)	y 1000)			
0	11 (0.46)	15 (0.34)	22 (0.23)	32 (0.16)	45 (0.11)	76 (0.07)	116 (0.04)	153 (0.03)	231 (0.02)	328 (0.02)	461 (0.01)	767 (0.007)
1	18 (2.0)	25 (1.4)	38 (0.94)	55 (0.65)	77 (0.46)	129 (0.28)	195 (0.18)	258 (0.14)	390 (0.09)	555 (0.06)	778 (0.045)	1296 (0.027)
2	25 (3.4)	34 (2.24)	52 (1.6)	75 (1.1)	105 (0.78)	176 (0.47)	266 (0.31)	354 (0.23)	533 (0.15)	759 (0.11)	1065 (0.080)	1773 (0.045)
3	32 (4.4)	43 (3.2)	65 (2.1)	94 (1.5)	132 (1.0)	221 (0.62)	333 (0.41)	444 (0.31)	(0.20)	953 (0.14)	1337 (0.10)	2226 (0.062)
4	38 (5.3)	52 (3.9)	78 (2.6)	113 (1.8)	158 (1.3)	265 (0.75)	398 (0.50)	531 (0.37)	798 (0.25)	1140 (0.17)	1599 (0.12)	2663 (0.074)
гO	45 (6.0)	60 (4.4)	91 (2.9)	131 (2.0)	184 (1.4)	308 (0.85)	462 (0.57)	617 (0.42)	927 (0.28)	1323 (0.20)	1855 (0.14)	3090 (0.085)
9	51 (6.6)	68 (4.9)	104 (3.2)	149 (2.2)	209	349 (0.94)	528 (0.62)	700 (0.47)	1054 (0.31)	1503 (0.22)	2107 (0.155)	3509 (0.093)
7	57 (7.2)	77 (5.3)	116 (3.5)	166 (2.4)	234 (1.7)	390 (1.0)	589 (0.67)	783 (0.51)	1178 (0.34)	1680 (0.24)	2355 (0.17)	3922 (0.101)
8	63 (7.7)	85 (5.6)	128 (3.7)	184 (2.6)	258 (1.8)	431 (1.1)	648 (0.72)	864 (0.54)	1300 (0.36)	1854 (0.25)	2599 (0.18)	4329 (0.108)
6	69 (8.1)	93 (6.0)	140 (3.9)	201 (2.7)	282 (1.9)	471 (1.2)	709 (77.0)	945 (0.58)	1421 (0.38)	2027 (0.27)	2842 (0:19)	4733 (0.114)
10	75 (8.4)	100 (6.3)	152 (4.1)	218 (2.9)	306 (2.0)	511 (1.2)	(0.80)	1025 (0.60)	1541 (0.40)	2199 (0.28)	3082 (0.20)	5133 (0.120)

Sample sizes are based upon the Poisson exponential binomial limit.
 The minimum quality (approximate AQL) required to accept (on the average)
 of 20 lots is shown in parenthesis for information only.

ORDERING INFORMA PACKA	TION GING

ORDERING INFORMATION

Factory orders for parts described in this book should include a four-part number as explained below:



1. Dash Number

One or two numerical characters defining spacific device performance characteristic.

2. Package

- P Gold side-brazed ceramic DIP
- J CER-DIP
- N Epoxy DIP (Plastic)
- K Tin side-brazed ceramic DIP
- T Ceramic DIP with transparent lid
- E Ceramic leadless chip carrier

3. Device Number

- 1XXX or 1XXXX Shift Register, ROM
- 2XXX or 2XXXX ROM, EPROM
- 3XXX or 3XXXX ROM, EPROM
- Microcomputer Components 38XX
- 4XXX or 4XXXX RAM
- 5XXX or 5XXXX Counters, Telecommunication and Industrial 7XXX or 7XXXX Microcomputer Systems


4. Mostek Prefix


MK-Standard Prefix

MKB-100% 883B screening, with final electrical test at low, room and high-rated temperatures.


Package Descriptions


CERDIP HERMETIC PACKAGING (J) 16 PIN







18 PIN






24 PIN


















18 PIN







24 PIN








28 PIN


















DUAL-IN-LINE DOUBLE DENSITY CERAMIC PACKAGING (D) 18 PIN






CERAMIC DUAL-IN-LINE HERMETIC SIDE BRAZED PACKAGE (K)
16 PIN










LEADLESS HERMETIC CHIP CARRIER (E)
16 PIN







EPROM HERMETIC PACKAGING (T) 24 PIN














NOTES

Mostek reserves the right to make changes in specifications at any time and without notice. The information furnished by Mostek in this publication is believed to be accurate and reliable. However, no responsibility is assumed by Mostek for its use; nor for any infringements of patents or other rights of third parties resulting from its use. No license is granted under any patents or patent rights of Mostek.

The "PRELIMINARY" designation on a Mostek data sheet indicates that the product is not characterized. The specifications are subject to change, are based on design goals or preliminary part evaluation, and are not guaranteed. Mostek Corporation or an authorized sales representative should be consulted for current information before using this product. No responsibility is assumed by Mostek for its use; nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights, or trademarks of Mostek. Mostek reserves the right to make changes in specifications at any time and without notice.

	·		





BELGIUM
FRANCE
FRANCE
GERMANY
MOSTEK FRANCE S.A.R.L., 30, Rue du Morvan, SILIC 505, F-94623 RUNGIS CEDEX, Tel. (1) 687.34.14.Telex 20.4049
GERMANY
MOSTEK GMBH, (STUTTGART), Talstraße 172, D-7024 FILDERSTADT 1.Tel. 0711/70.10.45, Telex 7.255.792
MOSTEK GMBH, (HAMBURG), Friedlandsfraße 1, D-2085 QUICKBORN, Tel. 04106/2077-2078, Telex 21.36.85

ITALY
MOSTEK ITALIA S.P.A., 10, Via G. da Procida, 1-20149 MILANO, Tel. 02/349.26.96, Telex 33.36.01
MOSTEK SCANDINAVIA AB, Magnusvägen 1, S-17531 JÄRFÄLLA, Tel. 0758/343.38-343.48. Telex 12997

UNITED KINGDOM
MOSTEK UK LTD., Masons House, 1-3 Valley Drive, Kingsbury Rd, LONDON NW9, Tel. 01/204.9322, Telex 259.40